{"id":"https://openalex.org/W1995250467","doi":"https://doi.org/10.1109/jssc.2013.2294172","title":"Intermittent Resonant Clocking Enabling Power Reduction at Any Clock Frequency for Near/Sub-Threshold Logic Circuits","display_name":"Intermittent Resonant Clocking Enabling Power Reduction at Any Clock Frequency for Near/Sub-Threshold Logic Circuits","publication_year":2014,"publication_date":"2014-01-31","ids":{"openalex":"https://openalex.org/W1995250467","doi":"https://doi.org/10.1109/jssc.2013.2294172","mag":"1995250467"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2013.2294172","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2013.2294172","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004321250","display_name":"Hiroshi Fuketa","orcid":"https://orcid.org/0000-0003-0171-6679"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Fuketa","raw_affiliation_strings":["University of Tokyo, Institute of Industrial Science, Tokyo, Japan","Inst. of Ind. Sci., Univ. of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Institute of Industrial Science, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Inst. of Ind. Sci., Univ. of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005079654","display_name":"Masahiro Nomura","orcid":"https://orcid.org/0000-0003-3706-4836"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Nomura","raw_affiliation_strings":["Renesas Electronics Corporation, Kanagawa, Japan","Semicond. Technol. Acad. Res. Center (STARC), Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Semicond. Technol. Acad. Res. Center (STARC), Kanagawa, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003282110","display_name":"Makoto Takamiya","orcid":"https://orcid.org/0000-0003-0289-7790"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Takamiya","raw_affiliation_strings":["University of Tokyo, VLSI Design and Education Center, Tokyo, Japan","[VLSI Design & Educ. Center, Univ. of Tokyo, Tokyo, Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, VLSI Design and Education Center, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"[VLSI Design & Educ. Center, Univ. of Tokyo, Tokyo, Japan]","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112189116","display_name":"Takayasu Sakurai","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takayasu Sakurai","raw_affiliation_strings":["University of Tokyo, Institute of Industrial Science, Tokyo, Japan","Inst. of Ind. Sci., Univ. of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Institute of Industrial Science, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Inst. of Ind. Sci., Univ. of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8288,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.76185451,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"49","issue":"2","first_page":"536","last_page":"544"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7908992767333984},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5966585278511047},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5149048566818237},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5031918883323669},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4901812672615051},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4812281131744385},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4673875570297241},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4457385241985321},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4437875747680664},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4250371754169464},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.42162927985191345},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41638290882110596},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.30382823944091797},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30222874879837036},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20635703206062317},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09741011261940002}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7908992767333984},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5966585278511047},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5149048566818237},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5031918883323669},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4901812672615051},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4812281131744385},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4673875570297241},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4457385241985321},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4437875747680664},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4250371754169464},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.42162927985191345},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41638290882110596},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.30382823944091797},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30222874879837036},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20635703206062317},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09741011261940002},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2013.2294172","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2013.2294172","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.668.6855","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.668.6855","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://icdesign.iis.u-tokyo.ac.jp/2014_fuketa_intermittent.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W649475307","https://openalex.org/W1988317026","https://openalex.org/W2009198262","https://openalex.org/W2013825797","https://openalex.org/W2033500844","https://openalex.org/W2127083609","https://openalex.org/W2127190809","https://openalex.org/W2140821582","https://openalex.org/W2153243960","https://openalex.org/W2159243841","https://openalex.org/W2166694777","https://openalex.org/W2170265438","https://openalex.org/W2170331607","https://openalex.org/W6652784093","https://openalex.org/W6654011694","https://openalex.org/W6680882100","https://openalex.org/W6682510791"],"related_works":["https://openalex.org/W4386968318","https://openalex.org/W2308963021","https://openalex.org/W2052455055","https://openalex.org/W2090237663","https://openalex.org/W2076992934","https://openalex.org/W4200240321","https://openalex.org/W2158864330","https://openalex.org/W2224788396","https://openalex.org/W1989324326","https://openalex.org/W2520965597"],"abstract_inverted_index":{"In":[0,25],"order":[1],"to":[2,31,81,97],"eliminate":[3],"the":[4,57,66,82,98,106,118],"limitation":[5],"of":[6,11,117],"a":[7,46],"narrow":[8],"frequency":[9],"range":[10],"conventional":[12,74],"resonant":[13,16],"clocking,":[14],"intermittent":[15],"clocking":[17,76],"(IRC)":[18],"is":[19,29,79,91,95],"proposed":[20],"for":[21],"near/sub-threshold":[22],"logic":[23],"circuits.":[24],"this":[26],"paper,":[27],"IRC":[28,55,78,94,103],"applied":[30,80,96],"0.37":[32],"V":[33],"32-bit":[34],"adder":[35,40,83,99],"array":[36,41,84,100],"with":[37,42,73,85,101],"latches":[38],"and":[39,65],"flip-flops":[43],"fabricated":[44],"in":[45],"40":[47],"nm":[48],"CMOS":[49],"process.":[50],"Measurement":[51],"results":[52],"show":[53],"that":[54],"reduces":[56],"clock":[58,67,107,111,119],"power":[59,69,89,108],"by":[60,70],"36%":[61],"at":[62,109],"980":[63],"kHz":[64],"leakage":[68],"81%":[71],"compared":[72],"non-resonant":[75],"when":[77,93],"latches.":[86],"The":[87],"same":[88],"reduction":[90],"achieved":[92],"flip-flops.":[102],"can":[104],"reduce":[105],"any":[110],"frequency,":[112],"which":[113],"enables":[114],"flexible":[115],"selection":[116],"frequency.":[120]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}