{"id":"https://openalex.org/W2173315554","doi":"https://doi.org/10.1109/jssc.2013.2258831","title":"Increase of Crosstalk Noise Due to Imbalanced Threshold Voltage Between nMOS and pMOS in Subthreshold Logic Circuits","display_name":"Increase of Crosstalk Noise Due to Imbalanced Threshold Voltage Between nMOS and pMOS in Subthreshold Logic Circuits","publication_year":2013,"publication_date":"2013-07-19","ids":{"openalex":"https://openalex.org/W2173315554","doi":"https://doi.org/10.1109/jssc.2013.2258831","mag":"2173315554"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2013.2258831","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2013.2258831","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004321250","display_name":"Hiroshi Fuketa","orcid":"https://orcid.org/0000-0003-0171-6679"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Hiroshi Fuketa","raw_affiliation_strings":["Institute of Industrial Science, University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Institute of Industrial Science, University of Tokyo, Tokyo, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043884951","display_name":"Ryo Takahashi","orcid":"https://orcid.org/0000-0001-5045-341X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ryo Takahashi","raw_affiliation_strings":["Institute of Industrial Science, University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Institute of Industrial Science, University of Tokyo, Tokyo, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003282110","display_name":"Makoto Takamiya","orcid":"https://orcid.org/0000-0003-0289-7790"},"institutions":[{"id":"https://openalex.org/I161296585","display_name":"Tokyo University of Science","ror":"https://ror.org/05sj3n476","country_code":"JP","type":"education","lineage":["https://openalex.org/I161296585"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Takamiya","raw_affiliation_strings":["VLSI Design and Education Center, Institute of Industrial Science, University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, Institute of Industrial Science, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I161296585"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005079654","display_name":"Masahiro Nomura","orcid":"https://orcid.org/0000-0003-3706-4836"},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Nomura","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210125918"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008563407","display_name":"Hirofumi Shinohara","orcid":"https://orcid.org/0000-0001-5589-8397"},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hirofumi Shinohara","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210125918"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112189116","display_name":"Takayasu Sakurai","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Takayasu Sakurai","raw_affiliation_strings":["Institute of Industrial Science, University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Institute of Industrial Science, University of Tokyo, Tokyo, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5004321250"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7093,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.76212703,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"48","issue":"8","first_page":"1986","last_page":"1994"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9400448203086853},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8950619101524353},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8032780885696411},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5603806972503662},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4972880184650421},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4969327747821808},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4943206310272217},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4703902006149292},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4593510925769806},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.42378169298171997},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4204004406929016},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.39988261461257935},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3753044009208679},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2988331913948059},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.2891603708267212},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2558286786079407}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9400448203086853},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8950619101524353},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8032780885696411},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5603806972503662},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4972880184650421},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4969327747821808},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4943206310272217},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4703902006149292},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4593510925769806},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.42378169298171997},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4204004406929016},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.39988261461257935},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3753044009208679},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2988331913948059},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2891603708267212},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2558286786079407},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2013.2258831","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2013.2258831","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W649475307","https://openalex.org/W2009198262","https://openalex.org/W2028122837","https://openalex.org/W2097579177","https://openalex.org/W2103740101","https://openalex.org/W2108368155","https://openalex.org/W2119081900","https://openalex.org/W2125788370","https://openalex.org/W2136728320","https://openalex.org/W2144898814","https://openalex.org/W2152296685","https://openalex.org/W6652784093"],"related_works":["https://openalex.org/W2918058197","https://openalex.org/W2044919502","https://openalex.org/W2006886358","https://openalex.org/W2142481737","https://openalex.org/W2115224472","https://openalex.org/W54061974","https://openalex.org/W1970195587","https://openalex.org/W2018547716","https://openalex.org/W2795964322","https://openalex.org/W2754261318"],"abstract_inverted_index":{"An":[0],"abnormal":[1],"increase":[2],"in":[3,6,60,93,132,146],"crosstalk":[4,46,72,85,144],"noise":[5,47,73,86,109,150,157,167,174],"subthreshold":[7,62],"logic":[8],"circuits":[9],"is":[10,36,48,75,126,183],"observed":[11],"for":[12,166],"the":[13,17,30,33,42,51,61,107,143,156,161,173,178,186],"first":[14],"time.":[15],"When":[16],"threshold":[18],"voltages":[19],"(":[20,101],"V":[21,58,102,115,120,123],"TH)":[22],"of":[23,32,41,104,114,119],"nMOS":[24],"and":[25,29,78],"pMOS":[26],"are":[27],"imbalanced":[28],"on-resistance":[31,52],"aggressor":[34],"driver":[35],"much":[37],"lower":[38],"than":[39],"that":[40],"victim":[43],"driver,":[44],"large":[45],"observed,":[49],"because":[50],"has":[53],"an":[54],"exponential":[55],"dependence":[56],"on":[57],"TH":[59,124],"region":[63],"being":[64],"different":[65],"from":[66,112],"normal":[67],"voltage":[68,100],"operations.":[69],"A":[70],"simple":[71],"model":[74],"also":[76],"proposed":[77,187],"verified":[79],"with":[80,89],"SPICE":[81],"simulations.":[82],"In":[83],"a":[84,90,97,153,170],"test":[87],"chip":[88,147],"1.5-mm":[91],"interconnect":[92],"40-nm":[94],"CMOS":[95],"at":[96],"power":[98],"supply":[99],"DD)":[103],"0.3":[105],"V,":[106],"measured":[108],"amplitude":[110],"increases":[111],"32%":[113],"DD":[116],"to":[117,141],"71%":[118],"DD,":[121],"when":[122],"imbalance":[125],"realized":[127],"by":[128,152,169,185],"tuning":[129,137],"body":[130,135],"bias":[131,136],"pMOS.":[133],"This":[134],"can":[138],"be":[139],"used":[140],"mitigate":[142],"problem":[145],"designs.":[148],"For":[149],"induced":[151,168],"rising":[154],"edge,":[155,172],"becomes":[158,175],"largest":[159,176],"under":[160,177],"slow-nMOS/fast-pMOS":[162],"corner":[163,180],"condition,":[164,181],"while":[165],"falling":[171],"fast-nMOS/slow-pMOS":[179],"which":[182],"explained":[184],"model.":[188]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}