{"id":"https://openalex.org/W2075096358","doi":"https://doi.org/10.1109/jssc.2013.2258815","title":"An Energy Efficient 32-nm 20-MB Shared On-Die L3 Cache for Intel\u00ae Xeon\u00ae Processor E5 Family","display_name":"An Energy Efficient 32-nm 20-MB Shared On-Die L3 Cache for Intel\u00ae Xeon\u00ae Processor E5 Family","publication_year":2013,"publication_date":"2013-07-19","ids":{"openalex":"https://openalex.org/W2075096358","doi":"https://doi.org/10.1109/jssc.2013.2258815","mag":"2075096358"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2013.2258815","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2013.2258815","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007392914","display_name":"Min Huang","orcid":"https://orcid.org/0000-0003-3793-968X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Min Huang","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062339862","display_name":"Moty Mehalel","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Moty Mehalel","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028152387","display_name":"Ramesh Arvapalli","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Arvapalli","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100930532","display_name":"Songnian He","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Songnian He","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.0262,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.79817766,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"48","issue":"8","first_page":"1954","last_page":"1962"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6545426845550537},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5581616759300232},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.5006883144378662},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3793606758117676}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6545426845550537},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5581616759300232},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.5006883144378662},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3793606758117676}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2013.2258815","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2013.2258815","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320337392","display_name":"Division of Electrical, Communications and Cyber Systems","ror":"https://ror.org/01krpsy48"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1996086722","https://openalex.org/W2030049410","https://openalex.org/W2044443802","https://openalex.org/W6638791736"],"related_works":["https://openalex.org/W2357388125","https://openalex.org/W2981664121","https://openalex.org/W2936534257","https://openalex.org/W2887282140","https://openalex.org/W2526069705","https://openalex.org/W2741421049","https://openalex.org/W2108305411","https://openalex.org/W1980140364","https://openalex.org/W2024016913","https://openalex.org/W2295585735"],"abstract_inverted_index":{"An":[0],"energy":[1,89,112],"efficient":[2,90],"on-die":[3],"20-way":[4],"set":[5],"associative":[6],"L3":[7,40,79,106],"cache":[8,41,80,107],"of":[9,29],"size":[10],"20":[11],"MB":[12],"for":[13,46,55],"the":[14,24,47,56],"Intel\u00aeXeon\u00aeprocessor":[15],"E5":[16],"family":[17],"is":[18,21],"presented.":[19],"It":[20],"manufactured":[22],"in":[23],"Intel's":[25],"32-nm":[26],"second":[27],"generation":[28],"high-K":[30],"dielectric":[31],"metal":[32,37],"gate":[33],"process":[34],"with":[35],"9-copper":[36],"layers.":[38],"The":[39,61,77,92,105],"design":[42,75,97],"uses":[43],"0.2119":[44],"um2cell":[45,54],"high":[48,57,85],"density":[49,86],"big":[50],"array":[51],"and":[52,72,88,94,101,119],"0.2725":[53],"performance":[58],"smaller":[59],"arrays.":[60],"power":[62,69],"efficiency":[63,113],"was":[64],"achieved":[65],"by":[66],"employing":[67],"advanced":[68],"saving":[70],"schemes":[71],"effective":[73,93],"Vccmin":[74],"techniques.":[76],"proposed":[78],"topology":[81],"seamlessly":[82],"supports":[83],"a":[84],"modular":[87],"designs.":[91],"rich":[95],"redundancy":[96],"improves":[98],"both":[99],"yield":[100],"low":[102],"voltage":[103],"operations.":[104],"achieves":[108],"more":[109],"than":[110,133],"20-40%":[111],"when":[114],"compared":[115],"to":[116,131],"previous":[117],"generations":[118],"demonstrates":[120],"wide":[121],"operating":[122],"ranges":[123],"from":[124],"1.2":[125],"GHz":[126,135],"at":[127,136],"below":[128],"0.7":[129],"V":[130],"greater":[132],"4.0":[134],"above":[137],"1.0":[138],"V.":[139]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3}],"updated_date":"2026-08-11T07:18:39.950985","created_date":"2025-10-10T00:00:00"}