{"id":"https://openalex.org/W1986214719","doi":"https://doi.org/10.1109/jssc.2013.2239092","title":"A 32 nm 0.58-fJ/Bit/Search 1-GHz Ternary Content Addressable Memory Compiler Using Silicon-Aware Early-Predict Late-Correct Sensing With Embedded Deep-Trench Capacitor Noise Mitigation","display_name":"A 32 nm 0.58-fJ/Bit/Search 1-GHz Ternary Content Addressable Memory Compiler Using Silicon-Aware Early-Predict Late-Correct Sensing With Embedded Deep-Trench Capacitor Noise Mitigation","publication_year":2013,"publication_date":"2013-01-28","ids":{"openalex":"https://openalex.org/W1986214719","doi":"https://doi.org/10.1109/jssc.2013.2239092","mag":"1986214719"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2013.2239092","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2013.2239092","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039528959","display_name":"Igor Arsovski","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Igor Arsovski","raw_affiliation_strings":["IBM Systems and Technology Group, Essex Junction, VT, USA","IBM Systems & Technology Group, Essex Junction, VT, USA"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Essex Junction, VT, USA","institution_ids":[]},{"raw_affiliation_string":"IBM Systems & Technology Group, Essex Junction, VT, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014332947","display_name":"Travis Hebig","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Travis Hebig","raw_affiliation_strings":["IBM Systems and Technology Group, Rochester, MN, USA","IBM Systems and Technology Group, Rochester, MN , USA"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Rochester, MN, USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM Systems and Technology Group, Rochester, MN , USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038097218","display_name":"Daniel Dobson","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Dobson","raw_affiliation_strings":["IBM Systems and Technology Group, Rochester, MN, USA","IBM Systems and Technology Group, Rochester, MN , USA"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Rochester, MN, USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM Systems and Technology Group, Rochester, MN , USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036710476","display_name":"Reid Wistort","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Reid Wistort","raw_affiliation_strings":["IBM Systems and Technology Group, Essex Junction, VT, USA","IBM Systems & Technology Group, Essex Junction, VT, USA"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Essex Junction, VT, USA","institution_ids":[]},{"raw_affiliation_string":"IBM Systems & Technology Group, Essex Junction, VT, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5039528959"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.3042,"has_fulltext":false,"cited_by_count":55,"citation_normalized_percentile":{"value":0.96473529,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"48","issue":"4","first_page":"932","last_page":"939"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9832000136375427,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6124923229217529},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.5582098364830017},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5347131490707397},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4755677580833435},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4667627513408661},{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.4572950601577759},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4184713065624237},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.321203351020813},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2258913815021515},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.18897762894630432},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.17897018790245056},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17142552137374878},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11223793029785156}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6124923229217529},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.5582098364830017},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5347131490707397},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4755677580833435},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4667627513408661},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.4572950601577759},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4184713065624237},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.321203351020813},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2258913815021515},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.18897762894630432},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.17897018790245056},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17142552137374878},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11223793029785156},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2013.2239092","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2013.2239092","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1575615342","https://openalex.org/W1590455533","https://openalex.org/W1989206638","https://openalex.org/W1998915717","https://openalex.org/W2036642572","https://openalex.org/W2078732484","https://openalex.org/W2109041721","https://openalex.org/W2110850401","https://openalex.org/W2139118865","https://openalex.org/W2152621759","https://openalex.org/W2154258707","https://openalex.org/W6635272033"],"related_works":["https://openalex.org/W3096456556","https://openalex.org/W4240253816","https://openalex.org/W2169584677","https://openalex.org/W2979513934","https://openalex.org/W4232954277","https://openalex.org/W2020341030","https://openalex.org/W2078379271","https://openalex.org/W2043460294","https://openalex.org/W4210712718","https://openalex.org/W1905398909"],"abstract_inverted_index":{"A":[0],"Ternary":[1],"Content":[2],"Addressable":[3],"Memory":[4],"(TCAM)":[5],"uses":[6],"a":[7,50,53,68,87,121],"two-phase":[8],"search":[9],"operation":[10],"where":[11],"early":[12,36,39],"prediction":[13],"on":[14,56,86],"its":[15],"pre-search":[16,32],"results":[17,33],"prematurely":[18],"activates":[19],"the":[20,30,35,47],"subsequent":[21],"main-search":[22,40],"operation,":[23],"which":[24],"is":[25],"later":[26],"interrupted":[27],"only":[28,94,116],"if":[29],"final":[31],"contradict":[34],"prediction.":[37],"This":[38,59],"activation":[41],"improves":[42],"performance":[43],"by":[44,112],"30%,":[45],"while":[46,92,114],"low-probability":[48],"of":[49,102,125],"late-correct":[51],"has":[52],"negligible":[54],"impact":[55],"power":[57,109],"consumption.":[58],"Early-Predict":[60],"Late-Correct":[61],"(EPLC)":[62],"sensing":[63],"with":[64],"silicon-aware":[65],"tuning":[66],"enables":[67],"high-performance":[69],"TCAM":[70,90,123],"compiler":[71],"implemented":[72],"in":[73,98],"32":[74],"nm":[75],"High-K":[76],"Metal":[77],"Gate":[78],"SOI":[79],"process":[80],"to":[81],"achieve":[82],"1":[83],"Gsearch/sec":[84],"throughput":[85],"2048\u00d7640":[88],"bit":[89],"instance":[91],"consuming":[93],"0.76":[95],"W,":[96],"resulting":[97],"an":[99],"energy":[100],"efficiency":[101],"0.58-fJ/bit/search.":[103],"Embedded":[104],"Deep-Trench":[105],"(DT)":[106],"capacitance":[107],"reduces":[108],"supply":[110],"collapse":[111],"53%":[113],"adding":[115],"5%":[117],"area":[118,124],"overhead":[119],"for":[120],"total":[122],"1.56":[126],"mm":[127],"<sup":[128],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[129],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[130],".":[131]},"counts_by_year":[{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":10},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}