{"id":"https://openalex.org/W2152940557","doi":"https://doi.org/10.1109/jssc.2013.2237695","title":"On-Chip Combined C-V/I-V Characterization System in 45-nm CMOS Technology","display_name":"On-Chip Combined C-V/I-V Characterization System in 45-nm CMOS Technology","publication_year":2013,"publication_date":"2013-01-24","ids":{"openalex":"https://openalex.org/W2152940557","doi":"https://doi.org/10.1109/jssc.2013.2237695","mag":"2152940557"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2013.2237695","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2013.2237695","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090014947","display_name":"Simeon Realov","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Simeon Realov","raw_affiliation_strings":["Department of Electrical Engineering, Columbia University, New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002706979","display_name":"Kenneth L. Shepard","orcid":"https://orcid.org/0000-0003-0665-6775"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kenneth L. Shepard","raw_affiliation_strings":["Department of Electrical Engineering, Columbia University, New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5090014947"],"corresponding_institution_ids":["https://openalex.org/I78577930"],"apc_list":null,"apc_paid":null,"fwci":0.4729,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71156258,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"48","issue":"3","first_page":"814","last_page":"826"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.6700851917266846},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6482758522033691},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6076747179031372},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5838819742202759},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.5765852928161621},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5575538277626038},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5141704082489014},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.4963405728340149},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.46030595898628235},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4383167326450348},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4118916988372803},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38087767362594604},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.23243412375450134},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21489199995994568},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.16715997457504272},{"id":"https://openalex.org/keywords/electrode","display_name":"Electrode","score":0.08332908153533936}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.6700851917266846},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6482758522033691},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6076747179031372},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5838819742202759},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.5765852928161621},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5575538277626038},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5141704082489014},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4963405728340149},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.46030595898628235},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4383167326450348},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4118916988372803},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38087767362594604},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.23243412375450134},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21489199995994568},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.16715997457504272},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.08332908153533936},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2013.2237695","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2013.2237695","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1932280911","https://openalex.org/W1947103971","https://openalex.org/W1984929962","https://openalex.org/W2096652287","https://openalex.org/W2104010258","https://openalex.org/W2108088191","https://openalex.org/W2109606373","https://openalex.org/W2110517518","https://openalex.org/W2116327859","https://openalex.org/W2116766520","https://openalex.org/W2117608378","https://openalex.org/W2119075450","https://openalex.org/W2132865162","https://openalex.org/W2136187906","https://openalex.org/W2140823559","https://openalex.org/W2150357124","https://openalex.org/W2151788530","https://openalex.org/W2153292994","https://openalex.org/W2155636448","https://openalex.org/W2169218780","https://openalex.org/W2169493175","https://openalex.org/W2172173999","https://openalex.org/W2566193534","https://openalex.org/W3203011645","https://openalex.org/W6640472797","https://openalex.org/W6676193773"],"related_works":["https://openalex.org/W1905216755","https://openalex.org/W2117417104","https://openalex.org/W2534619547","https://openalex.org/W3212531278","https://openalex.org/W2099626417","https://openalex.org/W2080773395","https://openalex.org/W2019514496","https://openalex.org/W3129126528","https://openalex.org/W2354552488","https://openalex.org/W2522130757"],"abstract_inverted_index":{"An":[0],"on-chip":[1,78],"system":[2,79],"for":[3],"combined":[4,97],"capacitance-voltage":[5],"(C-V)":[6],"and":[7,50,67,86,105,122],"current-voltage":[8],"(I-V)":[9],"characterization":[10,28,60,99],"of":[11,56,89,100,115],"a":[12,19,32,64],"large":[13],"integrated":[14],"transistor":[15],"array":[16],"implemented":[17,30],"in":[18,82,110],"45-nm":[20],"bulk":[21],"CMOS":[22],"process":[23],"is":[24,29,61,80,103],"presented.":[25],"On-chip":[26],"I-V":[27],"using":[31,63],"four-point":[33],"Kelvin":[34],"measurement":[35,42,48,71],"technique":[36,73],"with":[37,74],"12-bit":[38],"sub-10":[39],"nA":[40],"current":[41],"resolution,":[43,49],"10-bit":[44],"sub-1":[45],"mV":[46],"voltage":[47],"sampling":[51],"speeds":[52],"on":[53],"the":[54,94,111,116,128],"order":[55],"100":[57],"kHz.":[58],"C-V":[59],"performed":[62],"novel":[65],"leakage-":[66],"parasitics-insensitive":[68],"charge-based":[69],"capacitance":[70],"(CBCM)":[72],"atto-Farad":[75],"resolution.":[76],"The":[77],"employed":[81],"studying":[83],"both":[84],"random":[85],"systematic":[87,123],"sources":[88],"quasi-static":[90],"device":[91,124],"variability.":[92],"For":[93],"first":[95],"time,":[96],"C-V/I-V":[98],"circuit-representative":[101],"devices":[102],"demonstrated":[104],"used":[106],"to":[107],"extract":[108],"variations":[109,126],"underlying":[112],"physical":[113],"characteristics":[114],"device,":[117],"including":[118],"line-edge-roughness":[119],"(LER)":[120],"parameters":[121],"length":[125],"across":[127],"die.":[129]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}