{"id":"https://openalex.org/W2083981845","doi":"https://doi.org/10.1109/jssc.2012.2229068","title":"Low-Voltage Embedded NAND-ROM Macros Using Data-Aware Sensing Reference Scheme for VDDmin, Speed and Power Improvement","display_name":"Low-Voltage Embedded NAND-ROM Macros Using Data-Aware Sensing Reference Scheme for VDDmin, Speed and Power Improvement","publication_year":2013,"publication_date":"2013-01-08","ids":{"openalex":"https://openalex.org/W2083981845","doi":"https://doi.org/10.1109/jssc.2012.2229068","mag":"2083981845"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2012.2229068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2012.2229068","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022395406","display_name":"Shu-Meng Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shu-Meng Yang","raw_affiliation_strings":["National TsingHua University, Taiwan","National Tsing Hua University, , Hsinchu, Taiw\u00e1n"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National TsingHua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"National Tsing Hua University, , Hsinchu, Taiw\u00e1n","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023225287","display_name":"Meng\u2010Fan Chang","orcid":"https://orcid.org/0000-0001-6905-6350"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Meng-Fan Chang","raw_affiliation_strings":["National TsingHua University, Taiwan","National Tsing Hua University, , Hsinchu, Taiw\u00e1n"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National TsingHua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"National Tsing Hua University, , Hsinchu, Taiw\u00e1n","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074004840","display_name":"Chi-Chuang Chiang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Chuang Chiang","raw_affiliation_strings":["National TsingHua University, Taiwan","National Tsing Hua University, , Hsinchu, Taiw\u00e1n"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National TsingHua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"National Tsing Hua University, , Hsinchu, Taiw\u00e1n","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014637742","display_name":"Ming-Pin Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Pin Chen","raw_affiliation_strings":["ITRI, National Tsinghua University, Taiwan","National Tsing Hua University, , Hsinchu, Taiw\u00e1n"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ITRI, National Tsinghua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"National Tsing Hua University, , Hsinchu, Taiw\u00e1n","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043110110","display_name":"H. Yamauchi","orcid":"https://orcid.org/0000-0003-4033-8893"},"institutions":[{"id":"https://openalex.org/I100722782","display_name":"Fukuoka Institute of Technology","ror":"https://ror.org/00bmxak18","country_code":"JP","type":"education","lineage":["https://openalex.org/I100722782"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroyuki Yamauchi","raw_affiliation_strings":["Fukuoka Institute of Technology, Japan","Fukuoka Institute of Technology Fukuoka Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fukuoka Institute of Technology, Japan","institution_ids":["https://openalex.org/I100722782"]},{"raw_affiliation_string":"Fukuoka Institute of Technology Fukuoka Japan","institution_ids":["https://openalex.org/I100722782"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9395,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.78973546,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"48","issue":"2","first_page":"611","last_page":"623"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.7903502583503723},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6281062364578247},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6024529337882996},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4576903283596039},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43369147181510925},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.41077545285224915},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3546113967895508},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3471624553203583},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3211551308631897},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23622757196426392},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15082162618637085}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7903502583503723},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6281062364578247},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6024529337882996},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4576903283596039},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43369147181510925},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.41077545285224915},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3546113967895508},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3471624553203583},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3211551308631897},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23622757196426392},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15082162618637085},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2012.2229068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2012.2229068","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7200000286102295,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320323022","display_name":"National Chung-Hsing University","ror":"https://ror.org/05vn3ca78"},{"id":"https://openalex.org/F4320323092","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":54,"referenced_works":["https://openalex.org/W1491082069","https://openalex.org/W1496153961","https://openalex.org/W1529313377","https://openalex.org/W1534247021","https://openalex.org/W1548935572","https://openalex.org/W1566916904","https://openalex.org/W1585690981","https://openalex.org/W1923058320","https://openalex.org/W1963913147","https://openalex.org/W1990746916","https://openalex.org/W1999253425","https://openalex.org/W2002311187","https://openalex.org/W2014416482","https://openalex.org/W2023211675","https://openalex.org/W2028836741","https://openalex.org/W2030257259","https://openalex.org/W2030582683","https://openalex.org/W2032942076","https://openalex.org/W2063025264","https://openalex.org/W2094024001","https://openalex.org/W2096660553","https://openalex.org/W2099153499","https://openalex.org/W2100483769","https://openalex.org/W2101575856","https://openalex.org/W2103527196","https://openalex.org/W2105940973","https://openalex.org/W2109281376","https://openalex.org/W2114326283","https://openalex.org/W2114592904","https://openalex.org/W2116456330","https://openalex.org/W2122763821","https://openalex.org/W2129520509","https://openalex.org/W2131393126","https://openalex.org/W2134075114","https://openalex.org/W2134212733","https://openalex.org/W2137594234","https://openalex.org/W2139451137","https://openalex.org/W2140823559","https://openalex.org/W2143848280","https://openalex.org/W2145962596","https://openalex.org/W2147887812","https://openalex.org/W2156226964","https://openalex.org/W2157991333","https://openalex.org/W2159359851","https://openalex.org/W2162415926","https://openalex.org/W2165134457","https://openalex.org/W2168293878","https://openalex.org/W2168972550","https://openalex.org/W2171212820","https://openalex.org/W6632733303","https://openalex.org/W6658362697","https://openalex.org/W6658696323","https://openalex.org/W6680482188","https://openalex.org/W6681425315"],"related_works":["https://openalex.org/W2248920447","https://openalex.org/W2127298806","https://openalex.org/W2733743459","https://openalex.org/W2136637128","https://openalex.org/W2139774918","https://openalex.org/W1987908008","https://openalex.org/W2134806353","https://openalex.org/W2103400497","https://openalex.org/W1996743178","https://openalex.org/W2160406374"],"abstract_inverted_index":{"Density-prioritized":[0],"memories":[1],"such":[2,109],"as":[3,131],"NAND-ROM":[4,140,161],"require":[5],"a":[6,23,56,67,150],"longer":[7],"single-ended":[8],"bitline":[9],"(BL)":[10],"sensing":[11,26,69,76,94,112],"scheme":[12],"to":[13,47,166],"maintain":[14],"high":[15],"cell":[16,49],"array":[17],"efficiency":[18],"and":[19,51,54,81,128,143],"therefore":[20],"suffer":[21],"from":[22],"reduced":[24,41],"BL":[25,42,58,134],"margin":[27,95],"at":[28,177],"ultra-low":[29],"supply":[30],"voltages":[31],"(VDD)":[32],"for":[33,62,78,126],"read-0.":[34],"This":[35,64],"is":[36,96],"the":[37,93,97,101,111,172,183,187],"result":[38],"of":[39,74,100],"1)":[40],"discharge":[43],"driving":[44,52],"current":[45],"due":[46],"limited":[48],"size":[50],"voltage;":[53],"2)":[55],"larger":[57],"false":[59],"drop":[60],"noise":[61],"read-1.":[63],"study":[65],"proposes":[66],"data-aware":[68],"reference":[70,102],"(DASR)":[71],"scheme,":[72],"capable":[73],"maintaining":[75,92],"margins":[77],"both":[79],"read-0":[80,129],"read-1":[82,127],"under":[83],"given":[84],"timing":[85],"constraints.":[86],"The":[87,157],"key":[88],"mechanism":[89],"involved":[90],"in":[91,132],"adaptive":[98],"changing":[99],"voltage":[103],"(":[104,117],"<i":[105,118,122],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[106,119,123],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">VREF</i>":[107,124],"),":[108],"that":[110],"headroom":[113],"or":[114],"potential":[115],"range":[116],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">VBL</i>":[120],"-":[121],")":[125],"overlap,":[130],"differential":[133],"sensing.":[135],"Two":[136],"256":[137,158],"Kb":[138,159],"DASR":[139,160,169,189],"macros,":[141],"with":[142,182],"without":[144,186],"code-inversion":[145],"schemes,":[146],"were":[147],"fabricated":[148],"using":[149],"90":[151],"nm":[152],"bulk":[153],"CMOS":[154],"logic":[155],"process.":[156],"macros":[162],"are":[163],"functional":[164],"down":[165],"0.25":[167],"V.":[168],"also":[170],"increases":[171],"access":[173],"speed":[174],"by":[175],"66.7%":[176],"0.31":[178],"V":[179],"VDD,":[180],"compared":[181],"conventional":[184],"approach":[185],"proposed":[188],"scheme.":[190]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}