{"id":"https://openalex.org/W2140480749","doi":"https://doi.org/10.1109/jssc.2012.2223036","title":"The Next Generation 64b SPARC Core in a T4 SoC Processor","display_name":"The Next Generation 64b SPARC Core in a T4 SoC Processor","publication_year":2012,"publication_date":"2012-12-31","ids":{"openalex":"https://openalex.org/W2140480749","doi":"https://doi.org/10.1109/jssc.2012.2223036","mag":"2140480749"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2012.2223036","doi":"https://doi.org/10.1109/jssc.2012.2223036","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2012.2223036","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-3","norway-2"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054632012","display_name":"Jinuk Luke Shin","orcid":"https://orcid.org/0009-0005-2535-3237","observed_orcids":["https://orcid.org/0009-0005-2535-3237"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jinuk Luke Shin","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017665090","display_name":"Robert Golla","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Robert Golla","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Hongping Li","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hongping Li","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024243138","display_name":"Sudesna Dash","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sudesna Dash","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108440098","display_name":"Youngmoon Choi","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Youngmoon Choi","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077083491","display_name":"Alan P. Smith","orcid":"https://orcid.org/0000-0002-5247-6567","observed_orcids":["https://orcid.org/0000-0002-5247-6567"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alan Smith","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087497038","display_name":"Harikaran Sathianathan","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Harikaran Sathianathan","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100892578","display_name":"Mayur Joshi","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mayur Joshi","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032789400","display_name":"Heechoul Park","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Heechoul Park","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030234960","display_name":"Mohamed Elgebaly","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mohamed Elgebaly","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048817904","display_name":"Sebastian Turullols","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sebastian Turullols","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Song Kim","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Song Kim","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007550628","display_name":"Robert P. Masleid","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Robert Masleid","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057411329","display_name":"Georgios K. Konstadinidis","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Georgios K. Konstadinidis","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Mary Jo Doherty","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mary Jo Doherty","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111943660","display_name":"Greg Grohoski","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Greg Grohoski","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022273370","display_name":"Curtis McAllister","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Curtis McAllister","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":4.2894,"has_fulltext":false,"cited_by_count":55,"citation_normalized_percentile":{"value":0.94445615,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":99},"biblio":{"volume":"48","issue":"1","first_page":"82","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7484999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7484999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.17720000445842743,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.018400000408291817,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multithreaded-processors","display_name":"multithreaded processors","score":0.8420000076293945},{"id":"https://openalex.org/keywords/system-on-chip","display_name":"system-on-chip","score":0.7080000042915344},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"out-of-order execution","score":0.7429999709129333},{"id":"https://openalex.org/keywords/branch-prediction","display_name":"branch prediction","score":0.9620000123977661},{"id":"https://openalex.org/keywords/cryptographic-processor","display_name":"cryptographic processor","score":0.765999972820282},{"id":"https://openalex.org/keywords/sram-design","display_name":"SRAM design","score":0.6169999837875366},{"id":"https://openalex.org/keywords/power-management","display_name":"power management","score":0.6269999742507935},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"cache coherence","score":0.7760000228881836},{"id":"https://openalex.org/keywords/crossbar","display_name":"crossbar","score":0.5649999976158142},{"id":"https://openalex.org/keywords/memory-controller","display_name":"memory controller","score":0.5839999914169312},{"id":"https://openalex.org/keywords/physical-design","display_name":"physical design","score":0.4569999873638153}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6436662077903748},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5103067755699158},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5009984970092773},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.49808311462402344},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4786038100719452},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45391207933425903},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4254441559314728},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4103948771953583},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34191247820854187},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2562065124511719},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20575746893882751},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1932176649570465},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2012.2223036","doi":"https://doi.org/10.1109/jssc.2012.2223036","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2012.2223036","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-3","norway-2"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[{"id":"https://metadata.un.org/sdg/7","score":0.8600000143051147,"display_name":"Affordable and clean energy"}],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320310620","display_name":"University of Texas at Austin","ror":"https://ror.org/00hj54h04"},{"id":"https://openalex.org/F4320330412","display_name":"Scheme for Promotion of Academic and Research Collaboration","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1516922759","https://openalex.org/W2021687417","https://openalex.org/W2022740893","https://openalex.org/W2029835765","https://openalex.org/W2137224514","https://openalex.org/W2157229543","https://openalex.org/W2178304631","https://openalex.org/W2465227287","https://openalex.org/W2469684986","https://openalex.org/W2561056591","https://openalex.org/W3141915443","https://openalex.org/W3142757892","https://openalex.org/W6719247713","https://openalex.org/W6720231602"],"related_works":["https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W2167303720","https://openalex.org/W1563139915","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W4256652509","https://openalex.org/W2109715593","https://openalex.org/W2081416538","https://openalex.org/W2140219379"],"abstract_inverted_index":{"The":[0,26,58,81,142],"SPARC":[1],"T4":[2],"processor":[3],"introduces":[4],"the":[5,118,157],"next":[6],"generation":[7],"multi-threaded":[8],"64b":[9],"core":[10,62,134],"to":[11,14,130],"deliver":[12],"up":[13],"5x":[15],"integer":[16,68],"and":[17,49,75,88,100,108,139,159],"7x":[18],"floating-point":[19],"single-thread":[20],"performance":[21],"improvement":[22],"over":[23],"its":[24,123],"predecessor.":[25,124],"chip":[27],"integrates":[28],"eight":[29],"cores,":[30],"an":[31,76],"8-Bank":[32],"4":[33],"MB":[34],"L3":[35],"Cache,":[36],"a":[37,41,65],"768":[38],"GB/sec":[39],"crossbar,":[40],"memory":[42],"controller,":[43],"PCI":[44],"Gen2.0,":[45],"10":[46],"Gb":[47],"Ethernet":[48],"cache":[50],"coherency":[51],"with":[52],"2.4":[53],"Tb/s":[54],"bandwidth":[55],"high-speed":[56],"I/Os.":[57],"dual-issue,":[59],"out-of-order":[60,132],"execution":[61,133],"(S3)":[63],"features":[64,112],"new":[66],"16-stage":[67],"pipeline,":[69],"extensive":[70,109],"branch":[71],"predictions,":[72],"dynamic":[73],"threading":[74],"enhanced":[77],"cryptographic":[78],"processing":[79],"unit.":[80],"406":[82],"mm2die":[83],"contains":[84],"855":[85],"million":[86,90],"transistors":[87],"2.6":[89],"flip-flops":[91],"in":[92,117],"TSMC's":[93],"40nm":[94],"process":[95],"utilizing":[96],"11":[97],"Cu":[98],"metals":[99],"four":[101],"transistor":[102],"types.":[103],"Enhanced":[104],"physical":[105],"design":[106],"methodologies":[107],"power":[110,120,140,143,160],"management":[111],"enable":[113],"3.0":[114],"GHz":[115],"operation":[116],"same":[119],"envelope":[121],"of":[122,152],"Logically":[125],"complex":[126],"SRAMs":[127],"deploy":[128],"techniques":[129],"support":[131],"while":[135],"addressing":[136],"area,":[137],"timing":[138],"challenges.":[141],"supply":[144],"calibration":[145],"circuit":[146],"improves":[147],"yield":[148],"by":[149],"reducing":[150],"70%":[151],"conventional":[153],"voltage":[154],"guard-band":[155],"for":[156],"speed":[158],"constrained":[161],"design.":[162]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":5},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":3}],"updated_date":"2026-09-29T14:09:16.559479","created_date":"2025-10-10T00:00:00"}