{"id":"https://openalex.org/W2058066847","doi":"https://doi.org/10.1109/jssc.2012.2222811","title":"A 280 mV-to-1.1 V 256b Reconfigurable SIMD Vector Permutation Engine With 2-Dimensional Shuffle in 22 nm Tri-Gate CMOS","display_name":"A 280 mV-to-1.1 V 256b Reconfigurable SIMD Vector Permutation Engine With 2-Dimensional Shuffle in 22 nm Tri-Gate CMOS","publication_year":2012,"publication_date":"2012-12-04","ids":{"openalex":"https://openalex.org/W2058066847","doi":"https://doi.org/10.1109/jssc.2012.2222811","mag":"2058066847"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2012.2222811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2012.2222811","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109275074","display_name":"Steven K. Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven K. Hsu","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006348328","display_name":"Amit Agarwal","orcid":"https://orcid.org/0000-0002-4220-3346"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit Agarwal","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052106795","display_name":"Mark Anders","orcid":"https://orcid.org/0000-0001-5748-8420"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark A. Anders","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039276616","display_name":"Sanu Mathew","orcid":"https://orcid.org/0000-0003-1344-7533"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanu K. Mathew","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081032347","display_name":"Himanshu Kaul","orcid":"https://orcid.org/0000-0003-1586-7486"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Himanshu Kaul","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088477949","display_name":"Farhana Sheikh","orcid":"https://orcid.org/0000-0001-5078-0816"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Farhana Sheikh","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram K. Krishnamurthy","raw_affiliation_strings":["Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuit Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.9987,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.87561051,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"48","issue":"1","first_page":"118","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8556467294692993},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.6596575975418091},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6552170515060425},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5462713241577148},{"id":"https://openalex.org/keywords/permutation","display_name":"Permutation (music)","score":0.4937466084957123},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.4239600896835327},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.4124554991722107},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.27779486775398254},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23875242471694946},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21142271161079407},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.14858457446098328},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.14176377654075623},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11000430583953857}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8556467294692993},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.6596575975418091},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6552170515060425},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5462713241577148},{"id":"https://openalex.org/C21308566","wikidata":"https://www.wikidata.org/wiki/Q7169365","display_name":"Permutation (music)","level":2,"score":0.4937466084957123},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.4239600896835327},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.4124554991722107},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.27779486775398254},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23875242471694946},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21142271161079407},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.14858457446098328},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.14176377654075623},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11000430583953857},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2012.2222811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2012.2222811","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1537523419","https://openalex.org/W1966637404","https://openalex.org/W1976158744","https://openalex.org/W1984972320","https://openalex.org/W2004984689","https://openalex.org/W2005343162","https://openalex.org/W2017216250","https://openalex.org/W2051846227","https://openalex.org/W2061055971","https://openalex.org/W2085651287","https://openalex.org/W2105404019","https://openalex.org/W2109621823","https://openalex.org/W2122144284","https://openalex.org/W2127945400","https://openalex.org/W2133256259","https://openalex.org/W2134664792","https://openalex.org/W2153668673","https://openalex.org/W2156413870","https://openalex.org/W2159243841","https://openalex.org/W2161380844","https://openalex.org/W2162517322","https://openalex.org/W2162991651","https://openalex.org/W2540789924","https://openalex.org/W6651605276","https://openalex.org/W6671447578","https://openalex.org/W6679224135","https://openalex.org/W6680278124"],"related_works":["https://openalex.org/W1439745913","https://openalex.org/W1584265037","https://openalex.org/W2009882312","https://openalex.org/W1515082385","https://openalex.org/W1585350690","https://openalex.org/W3096209535","https://openalex.org/W2008876287","https://openalex.org/W1496703677","https://openalex.org/W2123803416","https://openalex.org/W2058066847"],"abstract_inverted_index":{"An":[0],"ultra-low":[1,123],"voltage":[2,124],"reconfigurable":[3],"4-way":[4],"to":[5,104,179,228],"32-way":[6],"SIMD":[7],"vector":[8,115],"permutation":[9,153],"engine":[10,154],"is":[11],"fabricated":[12],"in":[13],"22":[14],"nm":[15],"tri-gate":[16],"bulk":[17],"CMOS,":[18],"consisting":[19],"of":[20,84,143,161,186,194],"a":[21,30,43,79,106,218],"32-entry":[22],"\u00d7":[23,221],"256b":[24,31],"3-read/1-write":[25],"ported":[26],"register":[27,40,66,158,174],"file":[28,41,67,159,175],"with":[29,57,78,109,182,205,231],"byte-wise":[32,95],"any-to-any":[33,100],"permute":[34,89,110,191],"crossbar":[35,90,192],"for":[36],"2-dimensional":[37],"shuffle.":[38],"The":[39,88,152],"integrates":[42],"vertical":[44],"shuffle":[45,108],"across":[46,75],"multiple":[47],"entries":[48],"into":[49],"read/write":[50],"operations,":[51],"and":[52,113,122,216,226,235],"includes":[53,114],"clock-less":[54],"static":[55],"reads":[56],"shared":[58,120],"P/N":[59],"dual-ended":[60],"transmission":[61],"gate":[62],"(DETG)":[63],"writes,":[64],"improving":[65,129],"V":[68,131],"<sub":[69,132],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[70,133],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">MIN</sub>":[71,134],"by":[72,135],"250":[73],"mV":[74,181],"PVT":[76],"variations":[77],"wide":[80],"dynamic":[81],"operating":[82],"range":[83],"280":[85,180],"mV-1.1":[86],"V.":[87,245],"implements":[91],"an":[92,99],"interleaved":[93],"folded":[94],"multiplexer":[96],"layout":[97],"forming":[98],"fully":[101],"connected":[102],"tree":[103],"perform":[105],"horizontal":[107],"accumulate":[111],"circuits,":[112],"flip-flops,":[116],"stacked":[117],"min-delay":[118],"buffers,":[119],"gates,":[121],"split-output":[125],"(ULVS)":[126],"level":[127],"shifters":[128],"logic":[130],"150":[136],"mV,":[137,149,210],"while":[138],"enabling":[139],"peak":[140,183,238],"energy":[141,184,233],"efficiency":[142,185],"585":[144],"GOPS/W":[145],"measured":[146,166,177,199,240],"at":[147,167,200,208,241],"260":[148],"50":[150,170,203],"\u00b0C.":[151],"achieves:":[155],"(i)":[156],"nominal":[157],"performance":[160,193],"1.8":[162,242],"GHz,":[163,196,243],"106":[164],"mW":[165,198],"0.9":[168,244],"V,":[169,202],"\u00b0C,":[171],"(ii)":[172],"robust":[173],"functionality":[176],"down":[178],"154":[187],"GOPS/W,":[188],"(iii)":[189],"scalable":[190],"2.9":[195],"69":[197],"1.1":[201],"\u00b0C":[204],"sub-threshold":[206],"operation":[207],"240":[209],"10":[211],"MHz":[212],"consuming":[213],"19":[214],"\u03bcW,":[215],"(iv)":[217],"64b":[219],"4":[220,222],"matrix":[223],"transpose":[224],"algorithm":[225],"AoS":[227],"SoA":[229],"conversion":[230],"40%-53%":[232],"savings":[234],"25%-42%":[236],"improved":[237],"throughput":[239]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}