{"id":"https://openalex.org/W2075778001","doi":"https://doi.org/10.1109/jssc.2012.2220671","title":"A 65 nm 32 b Subthreshold Processor With 9T Multi-Vt SRAM and Adaptive Supply Voltage Control","display_name":"A 65 nm 32 b Subthreshold Processor With 9T Multi-Vt SRAM and Adaptive Supply Voltage Control","publication_year":2012,"publication_date":"2012-11-21","ids":{"openalex":"https://openalex.org/W2075778001","doi":"https://doi.org/10.1109/jssc.2012.2220671","mag":"2075778001"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2012.2220671","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2012.2220671","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023747399","display_name":"Sven L\u00fctkemeier","orcid":null},"institutions":[{"id":"https://openalex.org/I20121455","display_name":"Bielefeld University","ror":"https://ror.org/02hpadn98","country_code":"DE","type":"education","lineage":["https://openalex.org/I20121455"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Sven Lutkemeier","raw_affiliation_strings":["Center of Excellence Cognitive Interaction Technology, Bielefeld University, Cognitronics & Sensor Systems, Bielefeld, Germany","Center of Excellence Cognitive Interaction Technology, Bielefeld University, Bielefeld, Germany"],"affiliations":[{"raw_affiliation_string":"Center of Excellence Cognitive Interaction Technology, Bielefeld University, Cognitronics & Sensor Systems, Bielefeld, Germany","institution_ids":["https://openalex.org/I20121455"]},{"raw_affiliation_string":"Center of Excellence Cognitive Interaction Technology, Bielefeld University, Bielefeld, Germany","institution_ids":["https://openalex.org/I20121455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016691715","display_name":"Thorsten Jungeblut","orcid":"https://orcid.org/0000-0001-7425-8766"},"institutions":[{"id":"https://openalex.org/I20121455","display_name":"Bielefeld University","ror":"https://ror.org/02hpadn98","country_code":"DE","type":"education","lineage":["https://openalex.org/I20121455"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thorsten Jungeblut","raw_affiliation_strings":["Center of Excellence Cognitive Interaction Technology, Bielefeld University, Cognitronics & Sensor Systems, Bielefeld, Germany","Center of Excellence Cognitive Interaction Technology, Bielefeld University, Bielefeld, Germany"],"affiliations":[{"raw_affiliation_string":"Center of Excellence Cognitive Interaction Technology, Bielefeld University, Cognitronics & Sensor Systems, Bielefeld, Germany","institution_ids":["https://openalex.org/I20121455"]},{"raw_affiliation_string":"Center of Excellence Cognitive Interaction Technology, Bielefeld University, Bielefeld, Germany","institution_ids":["https://openalex.org/I20121455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113780449","display_name":"Hans Kristian Otnes Berge","orcid":null},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Hans Kristian Otnes Berge","raw_affiliation_strings":["Department of Informatics, Nanoelectronics, University of Oslo, Oslo, Norway","Dept. of Inf., Univ. of Oslo, Oslo, Norway"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, Nanoelectronics, University of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"Dept. of Inf., Univ. of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026627174","display_name":"Snorre Aunet","orcid":"https://orcid.org/0000-0002-6465-8886"},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Snorre Aunet","raw_affiliation_strings":["Department of Electronics and Telecommunications, Norwegian University of Science and Technology, Trondheim, Norway","Dept. of Electron. & Telecommun., Norwegian Univ. of Sci. & Technol., Trondheim, Norway"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Norwegian University of Science and Technology, Trondheim, Norway","institution_ids":["https://openalex.org/I204778367"]},{"raw_affiliation_string":"Dept. of Electron. & Telecommun., Norwegian Univ. of Sci. & Technol., Trondheim, Norway","institution_ids":["https://openalex.org/I204778367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028498307","display_name":"Mario Porrmann","orcid":"https://orcid.org/0000-0003-1005-5753"},"institutions":[{"id":"https://openalex.org/I20121455","display_name":"Bielefeld University","ror":"https://ror.org/02hpadn98","country_code":"DE","type":"education","lineage":["https://openalex.org/I20121455"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mario Porrmann","raw_affiliation_strings":["Center of Excellence Cognitive Interaction Technology, Bielefeld University, Cognitronics & Sensor Systems, Bielefeld, Germany","Center of Excellence Cognitive Interaction Technology, Bielefeld University, Bielefeld, Germany"],"affiliations":[{"raw_affiliation_string":"Center of Excellence Cognitive Interaction Technology, Bielefeld University, Cognitronics & Sensor Systems, Bielefeld, Germany","institution_ids":["https://openalex.org/I20121455"]},{"raw_affiliation_string":"Center of Excellence Cognitive Interaction Technology, Bielefeld University, Bielefeld, Germany","institution_ids":["https://openalex.org/I20121455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043372144","display_name":"Ulrich R\u00fcckert","orcid":null},"institutions":[{"id":"https://openalex.org/I20121455","display_name":"Bielefeld University","ror":"https://ror.org/02hpadn98","country_code":"DE","type":"education","lineage":["https://openalex.org/I20121455"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulrich Ruckert","raw_affiliation_strings":["Center of Excellence Cognitive Interaction Technology, Bielefeld University, Cognitronics & Sensor Systems, Bielefeld, Germany","Center of Excellence Cognitive Interaction Technology, Bielefeld University, Bielefeld, Germany"],"affiliations":[{"raw_affiliation_string":"Center of Excellence Cognitive Interaction Technology, Bielefeld University, Cognitronics & Sensor Systems, Bielefeld, Germany","institution_ids":["https://openalex.org/I20121455"]},{"raw_affiliation_string":"Center of Excellence Cognitive Interaction Technology, Bielefeld University, Bielefeld, Germany","institution_ids":["https://openalex.org/I20121455"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5023747399"],"corresponding_institution_ids":["https://openalex.org/I20121455"],"apc_list":null,"apc_paid":null,"fwci":7.2399,"has_fulltext":false,"cited_by_count":85,"citation_normalized_percentile":{"value":0.97459038,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"48","issue":"1","first_page":"8","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7259297370910645},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.6888315677642822},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6296963095664978},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.570726215839386},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5138314366340637},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4894022047519684},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4709404706954956},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.46455663442611694},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.4557662606239319},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.45554110407829285},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.43697044253349304},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3943865895271301},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3860771954059601},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38030195236206055},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36879903078079224},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.35907572507858276},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.255805641412735},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.23829010128974915},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.20602768659591675},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.17626649141311646}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7259297370910645},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.6888315677642822},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6296963095664978},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.570726215839386},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5138314366340637},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4894022047519684},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4709404706954956},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.46455663442611694},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.4557662606239319},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.45554110407829285},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.43697044253349304},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3943865895271301},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3860771954059601},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38030195236206055},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36879903078079224},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.35907572507858276},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.255805641412735},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.23829010128974915},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.20602768659591675},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.17626649141311646},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2012.2220671","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2012.2220671","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:pub.librecat.org:2560236","is_oa":false,"landing_page_url":"https://pub.uni-bielefeld.de/record/2560236","pdf_url":null,"source":{"id":"https://openalex.org/S4306401671","display_name":"PUB \u2013 Publications at Bielefeld University (Bielefeld University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I20121455","host_organization_name":"Bielefeld University","host_organization_lineage":["https://openalex.org/I20121455"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"L\u00fctkemeier S, Jungeblut T, Berge HKO, Aunet S, Porrmann M, R\u00fcckert U. A 65 nm 32 b Subthreshold Processor With 9T Multi-Vt SRAM and Adaptive Supply Voltage Control. &lt;em&gt;IEEE Journal Of Solid-State Circuits&lt;/em&gt;. 2013;48(1):8-19.","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W649475307","https://openalex.org/W1599994156","https://openalex.org/W1607087355","https://openalex.org/W1955695519","https://openalex.org/W1967171495","https://openalex.org/W2002038549","https://openalex.org/W2006969207","https://openalex.org/W2039940348","https://openalex.org/W2049784237","https://openalex.org/W2053774923","https://openalex.org/W2055857026","https://openalex.org/W2057899754","https://openalex.org/W2065045880","https://openalex.org/W2087405415","https://openalex.org/W2094648661","https://openalex.org/W2097579177","https://openalex.org/W2099087448","https://openalex.org/W2099760741","https://openalex.org/W2101383248","https://openalex.org/W2113375885","https://openalex.org/W2121878622","https://openalex.org/W2128247882","https://openalex.org/W2129020301","https://openalex.org/W2133256259","https://openalex.org/W2133614817","https://openalex.org/W2144289559","https://openalex.org/W2150526221","https://openalex.org/W2152583886","https://openalex.org/W2157683079","https://openalex.org/W2158267481","https://openalex.org/W2158622216","https://openalex.org/W2161380844","https://openalex.org/W2162250277","https://openalex.org/W2170444169","https://openalex.org/W2172203429","https://openalex.org/W2483335557","https://openalex.org/W4237030520","https://openalex.org/W6650729477","https://openalex.org/W6652135519"],"related_works":["https://openalex.org/W2117824263","https://openalex.org/W2134421493","https://openalex.org/W1894651528","https://openalex.org/W3080187529","https://openalex.org/W2082363997","https://openalex.org/W1652198943","https://openalex.org/W3042358861","https://openalex.org/W2125290983","https://openalex.org/W2025714477","https://openalex.org/W3017389938"],"abstract_inverted_index":{"An":[0],"energy-efficient":[1],"SoC":[2],"with":[3,89,168],"32":[4,10,149],"b":[5,150],"subthreshold":[6],"RISC":[7],"processor":[8,46],"cores,":[9],"kB":[11],"conventional":[12],"cache":[13],"memory,":[14],"and":[15,25,69,115,140,156,163],"9T":[16],"ultra-low":[17],"voltage":[18,79,162,172],"(ULV)":[19],"SRAM":[20,122],"based":[21,49],"on":[22,30,50],"a":[23,31,51,60,77],"flexible":[24],"extensible":[26],"architecture":[27],"was":[28,57],"fabricated":[29],"2.7":[32],"mm":[33],"<sup":[34],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[35],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[36],"test":[37],"chip":[38],"in":[39],"65":[40],"nm":[41],"low":[42],"power":[43,157],"CMOS.":[44],"The":[45,73,101,153],"cores":[47,74],"are":[48],"custom":[52],"standard":[53],"cell":[54],"library":[55],"that":[56],"designed":[58],"using":[59],"multiobjective":[61],"approach":[62],"to":[63,86,95],"optimize":[64],"noise":[65],"margins,":[66],"switching":[67],"energy,":[68],"propagation":[70],"delay":[71],"simultaneously.":[72],"operate":[75],"over":[76],"supply":[78,171],"range":[80],"from":[81,92],"200":[82],"mV":[83,114,133],"(best":[84],"samples)":[85],"1.2":[87],"V":[88],"clock":[90],"frequencies":[91],"10":[93],"kHz":[94,142],"94":[96],"MHz":[97],"at":[98,112,129],"room":[99],"temperature.":[100],"lowest":[102],"energy":[103,126],"consumption":[104],"per":[105,127],"cycle":[106],"of":[107,131,148],"9.94":[108],"pJ":[109],"is":[110],"observed":[111],"325":[113],"133":[116],"kHz.":[117],"A":[118],"2":[119],"kb":[120],"ULV":[121],"macro":[123],"achieves":[124],"minimum":[125],"operation":[128],"averages":[130],"321":[132],"(0.030":[134],"\u03c3/\u03bc),":[135,139,144],"567":[136],"fJ":[137],"(0.037":[138],"730":[141],"(0.184":[143],"for":[145,174],"equal":[146],"number":[147],"read/write":[151],"operations.":[152],"off-chip":[154],"performance":[155],"management":[158],"subsystem":[159],"provides":[160],"dynamic":[161,175],"frequency":[164],"scaling":[165],"(DVFS)":[166],"combined":[167],"an":[169],"adaptive":[170],"generation":[173],"PVT":[176],"compensation.":[177]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":16},{"year":2016,"cited_by_count":14},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":15},{"year":2013,"cited_by_count":4}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}