{"id":"https://openalex.org/W2167814786","doi":"https://doi.org/10.1109/jssc.2012.2185572","title":"A 5.6 GHz to 11.5 GHz DCO for Digital Dual Loop CDRs","display_name":"A 5.6 GHz to 11.5 GHz DCO for Digital Dual Loop CDRs","publication_year":2012,"publication_date":"2012-02-15","ids":{"openalex":"https://openalex.org/W2167814786","doi":"https://doi.org/10.1109/jssc.2012.2185572","mag":"2167814786"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2012.2185572","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2012.2185572","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021792193","display_name":"W. Titus","orcid":null},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ward S. Titus","raw_affiliation_strings":["Analog Devices, Inc., Somerset, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Analog Devices, Inc., Somerset, NJ, USA","institution_ids":["https://openalex.org/I117023288"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109081285","display_name":"John G. Kenney","orcid":null},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John G. Kenney","raw_affiliation_strings":["Analog Devices, Inc., Somerset, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Analog Devices, Inc., Somerset, NJ, USA","institution_ids":["https://openalex.org/I117023288"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5021792193"],"corresponding_institution_ids":["https://openalex.org/I117023288"],"apc_list":null,"apc_paid":null,"fwci":2.455,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.90116076,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"47","issue":"5","first_page":"1123","last_page":"1130"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6881563663482666},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.62821364402771},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6225099563598633},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.6032997369766235},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5339445471763611},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.47564172744750977},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.47058597207069397},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4368622899055481},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.42794084548950195},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36283183097839355},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.34635236859321594},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.24414613842964172},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19255080819129944},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.17958956956863403},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16959086060523987}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6881563663482666},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.62821364402771},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6225099563598633},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.6032997369766235},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5339445471763611},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.47564172744750977},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.47058597207069397},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4368622899055481},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.42794084548950195},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36283183097839355},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.34635236859321594},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.24414613842964172},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19255080819129944},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.17958956956863403},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16959086060523987}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2012.2185572","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2012.2185572","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7799999713897705,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1972156538","https://openalex.org/W1979300272","https://openalex.org/W2006092388","https://openalex.org/W2027916250","https://openalex.org/W2098011477","https://openalex.org/W2113608937","https://openalex.org/W2126015560","https://openalex.org/W2126057508","https://openalex.org/W2127188694","https://openalex.org/W2200897986","https://openalex.org/W2200964337","https://openalex.org/W2490904451","https://openalex.org/W6657565161"],"related_works":["https://openalex.org/W2094999635","https://openalex.org/W2008077239","https://openalex.org/W2944687369","https://openalex.org/W2064167166","https://openalex.org/W2375080153","https://openalex.org/W2533432670","https://openalex.org/W2218086155","https://openalex.org/W1976540518","https://openalex.org/W2997237388","https://openalex.org/W2562694321"],"abstract_inverted_index":{"A":[0],"DCO":[1,32,117],"is":[2,33,60,107,133,154],"realized":[3],"in":[4,35],"0.13":[5],"\u03bcm":[6],"CMOS":[7],"using":[8],"4":[9],"cores":[10],"for":[11,24],"a":[12,42,64,71,76,116,161],"5.6":[13],"to":[14,20,56,63,66,81,86,95,104,157],"11.5":[15],"GHz":[16,83,106],"octave":[17],"tuning":[18],"bandwidth":[19],"provide":[21],"the":[22,49,88,92,142],"clock":[23],"an":[25,52],"all":[26],"digital":[27],"D/PLL":[28],"CDR":[29,50],"circuit.":[30],"The":[31,127,145],"novel":[34],"that":[36,70],"it":[37],"can":[38],"track":[39],"more":[40],"than":[41,138],"130":[43],"degree":[44],"C":[45],"temperature":[46],"variation":[47,140],"while":[48],"maintains":[51],"error":[53],"free":[54],"lock":[55],"data.":[57],"Each":[58],"core":[59],"directly":[61],"coupled":[62],"div/2":[65],"produce":[67],"I/Q":[68],"signals":[69],"4:1":[72],"MUX":[73,152],"combines":[74],"into":[75],"single":[77],"set":[78],"of":[79,91,120],"2.8":[80],"5.8":[82],"quadrature":[84],"outputs":[85],"drive":[87],"sine":[89],"interpolator":[90],"CDR.":[93],"Locked":[94],"maximum":[96],"data":[97],"rms":[98],"jitter,":[99],"integrated":[100],"from":[101,115],"1":[102,105,124],"kHz":[103],"299":[108],"fs":[109],"@":[110],"9.953":[111],"Gb/s":[112],"(Sonet":[113],"OC-192)":[114],"phase":[118],"noise":[119],"-116":[121],"dBc/Hz":[122],"at":[123,166],"MHz":[125],"offset.":[126],"K":[128],"<sub":[129],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[130,169],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DCO</sub>":[131],"gain":[132],"190":[134],"ppm/bit":[135],"with":[136],"less":[137],"2:1":[139],"over":[141],"full":[143],"bandwidth.":[144],"combined":[146],"DCO,":[147],"divide":[148],"by":[149],"2":[150],"and":[151],"current":[153],"14":[155],"mA":[156,159],"37":[158],"on":[160],"1.2":[162],"V":[163],"regulated":[164],"supply":[165],"25":[167],"<sup":[168],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u00b0</sup>":[170],"C.":[171]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
