{"id":"https://openalex.org/W2073126994","doi":"https://doi.org/10.1109/jssc.2011.2181678","title":"Synchronous-Logic and Globally-Asynchronous-Locally-Synchronous (GALS) Acoustic Digital Signal Processors","display_name":"Synchronous-Logic and Globally-Asynchronous-Locally-Synchronous (GALS) Acoustic Digital Signal Processors","publication_year":2012,"publication_date":"2012-02-10","ids":{"openalex":"https://openalex.org/W2073126994","doi":"https://doi.org/10.1109/jssc.2011.2181678","mag":"2073126994"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2011.2181678","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2181678","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073268696","display_name":"Kwen\u2010Siong Chong","orcid":"https://orcid.org/0000-0003-1512-2003"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Kwen-Siong Chong","raw_affiliation_strings":["Temasek Laboratories, Integrated Systems Research Laboratory, Nanyang Technological University, Singapore","Temasek Labs., Nanyang Technol. Univ., Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Temasek Laboratories, Integrated Systems Research Laboratory, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Temasek Labs., Nanyang Technol. Univ., Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020890655","display_name":"Kok-Leong Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123095","display_name":"Institute of Materials Research and Engineering","ror":"https://ror.org/02sepg748","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210123095","https://openalex.org/I91275662"]},{"id":"https://openalex.org/I115228651","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09","country_code":"SG","type":"government","lineage":["https://openalex.org/I115228651"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kok-Leong Chang","raw_affiliation_strings":["Synthesis and Integration Group, Institute of Materials Research and Engineering (IMRE), Agency for Science, Technology and Research, Singapore","Inst. of Mater. Res. & Eng. (IMRE), A*STAR, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Synthesis and Integration Group, Institute of Materials Research and Engineering (IMRE), Agency for Science, Technology and Research, Singapore","institution_ids":["https://openalex.org/I4210123095","https://openalex.org/I115228651"]},{"raw_affiliation_string":"Inst. of Mater. Res. & Eng. (IMRE), A*STAR, Singapore, Singapore","institution_ids":["https://openalex.org/I115228651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000314679","display_name":"Bah\u2010Hwee Gwee","orcid":"https://orcid.org/0000-0002-3222-2885"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bah-Hwee Gwee","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore, , Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore, , Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023352317","display_name":"Joseph S. Chang","orcid":"https://orcid.org/0000-0003-0991-8339"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Joseph S. Chang","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore, , Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore, , Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073268696"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":4.9101,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.95512133,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"47","issue":"3","first_page":"769","last_page":"780"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6847175359725952},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6547362804412842},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5478066205978394},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5167114734649658},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4848440885543823},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4640933871269226},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.446067214012146},{"id":"https://openalex.org/keywords/sync","display_name":"sync","score":0.438057541847229},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.43047767877578735},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.42323940992355347},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.42119839787483215},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4067860245704651},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17653024196624756},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.09722650051116943}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6847175359725952},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6547362804412842},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5478066205978394},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5167114734649658},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4848440885543823},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4640933871269226},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.446067214012146},{"id":"https://openalex.org/C3913047","wikidata":"https://www.wikidata.org/wiki/Q1956265","display_name":"sync","level":3,"score":0.438057541847229},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.43047767877578735},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.42323940992355347},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.42119839787483215},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4067860245704651},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17653024196624756},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.09722650051116943},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2011.2181678","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2181678","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:dr.ntu.edu.sg:10356/102558","is_oa":false,"landing_page_url":"http://hdl.handle.net/10220/16395","pdf_url":null,"source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320337346","display_name":"National Institute of Mental Health","ror":"https://ror.org/04xeg9z08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1502531259","https://openalex.org/W1967214146","https://openalex.org/W1972827198","https://openalex.org/W1976475955","https://openalex.org/W1980125025","https://openalex.org/W1981411441","https://openalex.org/W1981768566","https://openalex.org/W1985709901","https://openalex.org/W2009625126","https://openalex.org/W2048762589","https://openalex.org/W2053931020","https://openalex.org/W2085176118","https://openalex.org/W2097653958","https://openalex.org/W2104457229","https://openalex.org/W2107103004","https://openalex.org/W2107440355","https://openalex.org/W2108964809","https://openalex.org/W2111172002","https://openalex.org/W2115611348","https://openalex.org/W2131308327","https://openalex.org/W2135370784","https://openalex.org/W2138534441","https://openalex.org/W2148356449","https://openalex.org/W2150415477","https://openalex.org/W2150872535","https://openalex.org/W2152385473","https://openalex.org/W2157850216","https://openalex.org/W2161901477","https://openalex.org/W2163648209","https://openalex.org/W2166577902","https://openalex.org/W2167371012","https://openalex.org/W2171596107","https://openalex.org/W2487142227","https://openalex.org/W2789171976","https://openalex.org/W3031294392","https://openalex.org/W4246334093"],"related_works":["https://openalex.org/W364924225","https://openalex.org/W2606047588","https://openalex.org/W2112590095","https://openalex.org/W2187596467","https://openalex.org/W2541723596","https://openalex.org/W2073126994","https://openalex.org/W2137408859","https://openalex.org/W2169255011","https://openalex.org/W2103391543","https://openalex.org/W2147853843"],"abstract_inverted_index":{"We":[0],"design":[1,23],"an":[2,15],"Acoustic":[3],"Digital":[4],"Signal":[5],"Processor":[6],"(ADSP)":[7],"SoC,":[8],"the":[9,33,63,72,79,83,112,116,130,145,156,160,167,182,185],"primary":[10],"signal":[11,17],"processing":[12],"module":[13],"of":[14,32,52,132,140,144,159,166,184],"acoustic":[16],"detection":[18],"system,":[19],"based":[20],"on":[21],"two":[22],"approaches:":[24],"fully-synchronous":[25],"(Fully-Sync),":[26],"and":[27,45,69,111,163,205],"globally-asynchronous-locally-synchronous":[28],"(GALS).":[29],"The":[30,86,171],"emphasis":[31],"ADSP":[34,88,95,174],"designs":[35,42],"is":[36,89,115,126,175],"low":[37],"power":[38,99,124],"operation":[39],"where":[40],"both":[41,55],"embody":[43,71],"modular-level":[44],"circuit-level":[46],"clock":[47,146,169],"gating":[48],"techniques.":[49],"For":[50],"sake":[51],"fair":[53],"benchmarking,":[54],"ADSPs":[56],"have":[57],"identical":[58],"functionality,":[59],"are":[60],"designed":[61],"using":[62],"same":[64,73],"130":[65],"nm":[66],"CMOS":[67],"process,":[68],"largely":[70,127],"library":[74],"cells":[75],"(save":[76],"that":[77],"for":[78,155],"signaling":[80,134,149],"protocols":[81],"in":[82,198],"GALS":[84,87,173],"ADSP).":[85],"substantially":[90],"more":[91,98,141],"power-efficient":[92],"(the":[93],"Fully-Sync":[94],"dissipates":[96,217],"1.9\u00d7":[97],"@":[100],"nominal":[101],"<i":[102,188,207],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[103,106,189,192,208,211],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">V</i>":[104,190,209],"<sub":[105,191,210],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[107,193,212],"=":[108,194,213],"1.2":[109,214],"V)":[110],"only":[113],"cost":[114],"marginally":[117],"higher":[118,123],"(1.02\u00d7)":[119],"IC":[120],"area.":[121],"Its":[122],"efficiency":[125],"attributed":[128],"to":[129,177,179],"exploitation":[131],"asynchronous":[133],"between":[135],"circuit":[136],"modules":[137],"by":[138],"means":[139],"finely-grained":[142],"partitioning":[143],"domains;":[147],"intra-circuit":[148],"therein":[150],"remains":[151],"fully-sync.":[152],"This":[153],"provides":[154],"ensuing":[157],"simplification":[158],"clocking":[161],"infrastructure":[162],"subsequent":[164],"reduction":[165],"global":[168],"rate.":[170],"prototype":[172],"able":[176],"operate":[178],"specifications":[180],"throughout":[181],"lifespan":[183],"battery":[186],"(":[187],"0.9":[195],"V-1.4":[196],"V,":[197,215],"part":[199],"depicting":[200],"Dynamic":[201],"Voltage":[202],"Scaling":[203],"attributes)":[204],"at":[206],"it":[216],"186":[218],"\u03bcW.":[219]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":10},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}