{"id":"https://openalex.org/W2089739997","doi":"https://doi.org/10.1109/jssc.2011.2178557","title":"A 3x9 Gb/s Shared, All-Digital CDR for High-Speed, High-Density I/O","display_name":"A 3x9 Gb/s Shared, All-Digital CDR for High-Speed, High-Density I/O","publication_year":2012,"publication_date":"2012-01-17","ids":{"openalex":"https://openalex.org/W2089739997","doi":"https://doi.org/10.1109/jssc.2011.2178557","mag":"2089739997"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2011.2178557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2178557","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035259820","display_name":"Matthew Loh","orcid":"https://orcid.org/0000-0001-5208-4152"},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Matthew Loh","raw_affiliation_strings":["California Institute of Technology, Pasadena, CA, USA","California Institute of Technology(Caltech), Pasadena, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"California Institute of Technology, Pasadena, CA, USA","institution_ids":["https://openalex.org/I122411786"]},{"raw_affiliation_string":"California Institute of Technology(Caltech), Pasadena, CA, USA","institution_ids":["https://openalex.org/I122411786"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069077669","display_name":"Azita Emami","orcid":"https://orcid.org/0000-0002-6945-9958"},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Azita Emami-Neyestanak","raw_affiliation_strings":["California Institute of Technology, Pasadena, CA, USA","California Institute of Technology(Caltech), Pasadena, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"California Institute of Technology, Pasadena, CA, USA","institution_ids":["https://openalex.org/I122411786"]},{"raw_affiliation_string":"California Institute of Technology(Caltech), Pasadena, CA, USA","institution_ids":["https://openalex.org/I122411786"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2485,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.89059443,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"47","issue":"3","first_page":"641","last_page":"651"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.6935771703720093},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5957392454147339},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5441426634788513},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5265294313430786},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.499462366104126},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4705541431903839},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.46200865507125854},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40335339307785034},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3549119830131531},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33005291223526},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.320564329624176},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2963433563709259},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.2923867106437683},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.22161445021629333},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16818055510520935},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13107648491859436}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.6935771703720093},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5957392454147339},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5441426634788513},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5265294313430786},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.499462366104126},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4705541431903839},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.46200865507125854},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40335339307785034},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3549119830131531},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33005291223526},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.320564329624176},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2963433563709259},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.2923867106437683},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.22161445021629333},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16818055510520935},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13107648491859436}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2011.2178557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2178557","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:authors.library.caltech.edu:29786","is_oa":false,"landing_page_url":"https://authors.library.caltech.edu/29786/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402161","display_name":"CaltechAUTHORS (California Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122411786","host_organization_name":"California Institute of Technology","host_organization_lineage":["https://openalex.org/I122411786"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2015625576","https://openalex.org/W2101101649","https://openalex.org/W2103566902","https://openalex.org/W2108185796","https://openalex.org/W2109091204","https://openalex.org/W2114264455","https://openalex.org/W2129539118","https://openalex.org/W2132897890","https://openalex.org/W2133379964","https://openalex.org/W2134104208","https://openalex.org/W2140087492","https://openalex.org/W2153445207","https://openalex.org/W2164114298","https://openalex.org/W2166116685","https://openalex.org/W2168597847","https://openalex.org/W2169263481","https://openalex.org/W2618831623","https://openalex.org/W4285719527","https://openalex.org/W6684678249"],"related_works":["https://openalex.org/W3013924136","https://openalex.org/W4386968318","https://openalex.org/W2052455055","https://openalex.org/W2495024767","https://openalex.org/W2224788396","https://openalex.org/W2114711633","https://openalex.org/W2474747038","https://openalex.org/W2076992934","https://openalex.org/W2749274223","https://openalex.org/W2147595938"],"abstract_inverted_index":{"This":[0,73],"paper":[1],"presents":[2],"a":[3,20,115,121,178],"novel":[4],"all-digital":[5],"CDR":[6,170],"scheme":[7],"in":[8,32,134,149,165,177],"90":[9,179],"nm":[10,180],"CMOS.":[11],"Two":[12],"independently":[13],"adjustable":[14],"clock":[15,28,58,89,127,135],"phases":[16],"are":[17,63,97],"generated":[18],"from":[19,192],"delay":[21,51,109,117],"line":[22,52],"calibrated":[23,116],"to":[24,38,69,77,194],"2":[25],"UI.":[26],"One":[27],"phase":[29,81],"is":[30,47,59,75,111,147,171],"placed":[31],"the":[33,36,40,45,50,56,66,79,87,156],"middle":[34],"of":[35,120,158,201],"eye":[37,71,102],"recover":[39],"data":[41,67,83,95],"(\u201cdata":[42],"clock\u201d)":[43],"and":[44,94,101,144,163,197,206],"other":[46],"swept":[48],"across":[49],"(\u201csearch":[53],"clock\u201d).":[54],"As":[55],"search":[57,88,93],"swept,":[60],"its":[61,129],"samples":[62,68],"compared":[64],"against":[65],"generate":[70],"information.":[72],"information":[74],"used":[76,148],"determine":[78],"best":[80],"for":[82],"recovery.":[84],"After":[85],"placing":[86],"at":[90,203,209],"this":[91],"phase,":[92],"functions":[96],"traded":[98],"between":[99],"clocks":[100,159],"monitoring":[103],"repeats.":[104],"By":[105],"trading":[106],"functions,":[107],"infinite":[108],"range":[110],"realized":[112],"using":[113,173],"only":[114],"line,":[118],"instead":[119],"PLL":[122],"or":[123],"DLL.":[124],"Since":[125],"each":[126],"generates":[128],"own":[130],"alignment":[131],"information,":[132],"mismatches":[133],"distribution":[136],"can":[137],"be":[138],"tolerated.":[139],"The":[140,168],"scheme's":[141],"generalized":[142],"sampling":[143],"retiming":[145],"architecture":[146],"an":[150],"efficient":[151],"sharing":[152],"technique":[153],"that":[154],"reduces":[155],"number":[157],"required,":[160],"saving":[161],"power":[162,202],"area":[164],"high-density":[166],"interconnect.":[167],"shared":[169],"implemented":[172],"static":[174],"CMOS":[175],"logic":[176],"bulk":[181],"process,":[182],"occupying":[183],"0.15":[184],"mm":[185],"<sup":[186],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[187],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[188],".":[189],"It":[190],"operates":[191],"6":[193,204],"9":[195,210],"Gb/s,":[196],"consumes":[198],"2.5":[199],"mW/Gb/s":[200,208],"Gb/s":[205],"3.8":[207],"Gb/s.":[211]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}