{"id":"https://openalex.org/W2038390943","doi":"https://doi.org/10.1109/jssc.2011.2164732","title":"A Low-Voltage 1 Mb FRAM in 0.13 $\\mu$m CMOS Featuring Time-to-Digital Sensing for Expanded Operating Margin","display_name":"A Low-Voltage 1 Mb FRAM in 0.13 $\\mu$m CMOS Featuring Time-to-Digital Sensing for Expanded Operating Margin","publication_year":2011,"publication_date":"2011-09-28","ids":{"openalex":"https://openalex.org/W2038390943","doi":"https://doi.org/10.1109/jssc.2011.2164732","mag":"2038390943"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2011.2164732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2164732","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029605412","display_name":"Masood Qazi","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Masood Qazi","raw_affiliation_strings":["Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA, USA","Microsyst. Technol. Lab., Massachusetts Inst. of Technol, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"Microsyst. Technol. Lab., Massachusetts Inst. of Technol, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110285149","display_name":"M.A. Clinton","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Clinton","raw_affiliation_strings":["Texas Instruments, Inc., Dallas, TX, USA","Texas Instrum. Inc., Dalls, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instrum. Inc., Dalls, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049494821","display_name":"Steven Bartling","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Bartling","raw_affiliation_strings":["Texas Instruments, Inc., Dallas, TX, USA","Texas Instrum. Inc., Dalls, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instrum. Inc., Dalls, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084128470","display_name":"Anantha P. Chandrakasan","orcid":"https://orcid.org/0000-0002-5977-2748"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anantha P. Chandrakasan","raw_affiliation_strings":["Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA, USA","Microsyst. Technol. Lab., Massachusetts Inst. of Technol, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"Microsyst. Technol. Lab., Massachusetts Inst. of Technol, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5029605412"],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":1.0493,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.76505021,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"47","issue":"1","first_page":"141","last_page":"150"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11778","display_name":"Electrical and Bioimpedance Tomography","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.81432044506073},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5658161044120789},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.547907292842865},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.5325547456741333},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4937661588191986},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.48510825634002686},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4826262891292572},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47251635789871216},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.45434802770614624},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4529191851615906},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.4232527017593384},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39686208963394165},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26311206817626953}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.81432044506073},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5658161044120789},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.547907292842865},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.5325547456741333},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4937661588191986},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.48510825634002686},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4826262891292572},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47251635789871216},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.45434802770614624},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4529191851615906},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.4232527017593384},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39686208963394165},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26311206817626953},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2011.2164732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2164732","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1529696635","https://openalex.org/W1620999206","https://openalex.org/W1977705237","https://openalex.org/W1983366599","https://openalex.org/W2015875528","https://openalex.org/W2032091965","https://openalex.org/W2032998311","https://openalex.org/W2035649021","https://openalex.org/W2063025264","https://openalex.org/W2102249392","https://openalex.org/W2104169344","https://openalex.org/W2109299775","https://openalex.org/W2110815580","https://openalex.org/W2117010444","https://openalex.org/W2118526058","https://openalex.org/W2121389971","https://openalex.org/W2125878616","https://openalex.org/W2133724338","https://openalex.org/W2154625719","https://openalex.org/W2157922084","https://openalex.org/W2161380844","https://openalex.org/W2161509953","https://openalex.org/W2788723136","https://openalex.org/W3150129602","https://openalex.org/W4249260095","https://openalex.org/W4301908153","https://openalex.org/W6677627149","https://openalex.org/W6678832009","https://openalex.org/W6793047984"],"related_works":["https://openalex.org/W2119025037","https://openalex.org/W2136045454","https://openalex.org/W2074944429","https://openalex.org/W2310488720","https://openalex.org/W1991075467","https://openalex.org/W2389637992","https://openalex.org/W2369430179","https://openalex.org/W2609881373","https://openalex.org/W2310834573","https://openalex.org/W2172029144"],"abstract_inverted_index":{"In":[0,72],"the":[1,24,52,75,81,91],"effort":[2],"to":[3,57,117,127,136],"achieve":[4],"low":[5,17,58],"access":[6,30,122],"energy":[7,123],"non-volatile":[8,140],"memory,":[9],"challenges":[10,41],"are":[11,65,88,101],"encountered":[12],"in":[13,109],"sensing":[14,43,70,86],"data":[15],"at":[16],"power":[18],"supply":[19],"voltage.":[20],"This":[21,132],"work":[22],"presents":[23],"design":[25],"of":[26,42,54,96,139],"a":[27,34,68,84,97,137],"ferroelectric":[28],"random":[29],"memory":[31,141],"(FRAM)":[32],"as":[33],"promising":[35],"candidate":[36],"for":[37,83],"this":[38,73],"need.":[39],"The":[40,103],"diminishingly":[44],"small":[45],"charge":[46],"and":[47,60,90,93],"developing":[48],"circuits":[49,82],"compatible":[50],"with":[51,67,120],"scaling":[53],"FRAM":[55,107],"technology":[56],"voltage":[59],"more":[61],"advanced":[62],"CMOS":[63,112],"nodes":[64],"addressed":[66],"time-to-digital":[69],"scheme.":[71],"work,":[74],"1T1C":[76,106],"bitcell":[77],"signal":[78],"is":[79,134],"analyzed,":[80],"TDC-based":[85],"network":[87],"presented,":[89],"implementation":[92],"operation":[94],"details":[95],"1":[98,104],"Mb":[99,105],"chip":[100],"described.":[102],"fabricated":[108],"130":[110],"nm":[111],"operates":[113],"from":[114,124],"1.5":[115],"V":[116,119],"1.0":[118],"corresponding":[121],"19.2":[125],"pJ":[126,129],"9.8":[128],"per":[130],"bit.":[131],"approach":[133],"generalized":[135],"variety":[138],"technologies.":[142]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}