{"id":"https://openalex.org/W2132455089","doi":"https://doi.org/10.1109/jssc.2011.2164710","title":"A 1.6 V 1.4 Gbp/s/pin Consumer DRAM With Self-Dynamic Voltage Scaling Technique in 44 nm CMOS Technology","display_name":"A 1.6 V 1.4 Gbp/s/pin Consumer DRAM With Self-Dynamic Voltage Scaling Technique in 44 nm CMOS Technology","publication_year":2011,"publication_date":"2011-09-28","ids":{"openalex":"https://openalex.org/W2132455089","doi":"https://doi.org/10.1109/jssc.2011.2164710","mag":"2132455089"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2011.2164710","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2164710","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100334311","display_name":"Hyun-Woo Lee","orcid":"https://orcid.org/0000-0001-9484-8456"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hyun-Woo Lee","raw_affiliation_strings":["Department of Nano-Semiconductor Engineering, Korea University, Seoul, South Korea","Hynix Semiconductor, Inc., Seoul, Gyeonggi, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Nano-Semiconductor Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Hynix Semiconductor, Inc., Seoul, Gyeonggi, South Korea","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052521177","display_name":"Ki-Han Kim","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ki-Han Kim","raw_affiliation_strings":["Hynix Semiconductor, Inc., Gyeonggi, South Korea"],"affiliations":[{"raw_affiliation_string":"Hynix Semiconductor, Inc., Gyeonggi, South Korea","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040054014","display_name":"Young-Kyoung Choi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Young-Kyoung Choi","raw_affiliation_strings":["Hynix Semiconductor, Inc., Gyeonggi, South Korea"],"affiliations":[{"raw_affiliation_string":"Hynix Semiconductor, Inc., Gyeonggi, South Korea","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102153264","display_name":"Ju-Hwan Sohn","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ju-Hwan Sohn","raw_affiliation_strings":["Hynix Semiconductor, Inc., Gyeonggi, South Korea"],"affiliations":[{"raw_affiliation_string":"Hynix Semiconductor, Inc., Gyeonggi, South Korea","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037433777","display_name":"Nak-Kyu Park","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nak-Kyu Park","raw_affiliation_strings":["Hynix Semiconductor, Inc., Gyeonggi, South Korea"],"affiliations":[{"raw_affiliation_string":"Hynix Semiconductor, Inc., Gyeonggi, South Korea","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088184288","display_name":"Kwan-Weon Kim","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kwan-Weon Kim","raw_affiliation_strings":["Hynix Semiconductor, Inc., Gyeonggi, South Korea"],"affiliations":[{"raw_affiliation_string":"Hynix Semiconductor, Inc., Gyeonggi, South Korea","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100777100","display_name":"Chulwoo Kim","orcid":"https://orcid.org/0000-0003-4379-7905"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chulwoo Kim","raw_affiliation_strings":["Department of Nano-Semiconductor Engineering, Korea University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Nano-Semiconductor Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031072628","display_name":"Young-Jung Choi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Young-Jung Choi","raw_affiliation_strings":["Hynix Semiconductor, Inc., Gyeonggi, South Korea"],"affiliations":[{"raw_affiliation_string":"Hynix Semiconductor, Inc., Gyeonggi, South Korea","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037950533","display_name":"Byong-Tae Chung","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Byong-Tae Chung","raw_affiliation_strings":["Hynix Semiconductor, Inc., Gyeonggi, South Korea"],"affiliations":[{"raw_affiliation_string":"Hynix Semiconductor, Inc., Gyeonggi, South Korea","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5100334311"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":3.1796,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.92375873,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"47","issue":"1","first_page":"131","last_page":"140"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8353070616722107},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5485511422157288},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.5447205305099487},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.538444995880127},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5074054598808289},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4973125755786896},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.48039180040359497},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4562910199165344},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4528806805610657},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44929563999176025},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44878318905830383},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.44430291652679443},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4273208677768707},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34190666675567627},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3083866834640503},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3073176145553589},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2869023084640503},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12779030203819275},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.09222006797790527}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8353070616722107},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5485511422157288},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.5447205305099487},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.538444995880127},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5074054598808289},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4973125755786896},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.48039180040359497},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4562910199165344},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4528806805610657},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44929563999176025},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44878318905830383},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.44430291652679443},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4273208677768707},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34190666675567627},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3083866834640503},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3073176145553589},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2869023084640503},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12779030203819275},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.09222006797790527},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2011.2164710","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2164710","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6499999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1970806136","https://openalex.org/W1977269298","https://openalex.org/W1978346157","https://openalex.org/W1981411441","https://openalex.org/W2014336938","https://openalex.org/W2041727850","https://openalex.org/W2069217703","https://openalex.org/W2072448041","https://openalex.org/W2086202544","https://openalex.org/W2086447087","https://openalex.org/W2092075230","https://openalex.org/W2092677096","https://openalex.org/W2133079932","https://openalex.org/W2145148378","https://openalex.org/W2146410479","https://openalex.org/W2157488776","https://openalex.org/W2160173333","https://openalex.org/W2163629952","https://openalex.org/W2178304595","https://openalex.org/W3150796103","https://openalex.org/W4233475677","https://openalex.org/W6644199519","https://openalex.org/W6653890980","https://openalex.org/W6673541384","https://openalex.org/W6683881201"],"related_works":["https://openalex.org/W1643962617","https://openalex.org/W2525077515","https://openalex.org/W2268596372","https://openalex.org/W4386903460","https://openalex.org/W2118152793","https://openalex.org/W2141625582","https://openalex.org/W4388000032","https://openalex.org/W4221167253","https://openalex.org/W2053154428","https://openalex.org/W2139512173"],"abstract_inverted_index":{"A":[0],"512":[1],"Mbit":[2],"consumer":[3,162],"DDR2":[4,163],"SDRAM":[5,164],"that":[6],"uses":[7],"self-dynamic":[8,42],"voltage":[9,43,58,89],"scaling":[10,44],"(SDVS)":[11],"and":[12,65,106,123,144,184],"adaptive":[13,97,102,108,146],"design":[14,36,98],"techniques":[15,99],"is":[16,90],"introduced":[17],"in":[18,24,38,50,59,131],"this":[19],"paper.":[20],"With":[21],"the":[22,25,34,51,55,62,70,74,78,87,114,124,132,140,145,152],"increase":[23],"significance":[26],"of":[27,77,151],"process":[28,66,172],"variation,":[29],"higher":[30],"performance":[31,115],"requirements":[32],"reduce":[33],"allowable":[35],"margin":[37,49],"DRAM":[39,171],"circuits.":[40],"However,":[41],"gives":[45],"a":[46,118,176,187],"greater":[47],"timing":[48],"circuitry":[52],"by":[53,81,92,116,142],"changing":[54,69],"internal":[56,71],"supply":[57,72,88],"response":[60],"to":[61],"operating":[63],"frequency":[64],"skew.":[67],"By":[68],"voltage,":[73],"life":[75],"time":[76],"chip":[79],"increases":[80],"more":[82],"than":[83],"23":[84],"times":[85],"when":[86,154],"lowered":[91],"300":[93],"mV.":[94],"The":[95,111,136,160],"proposed":[96],"include":[100],"an":[101,107],"bandwidth":[103],"delay-locked":[104],"loop":[105],"clock":[109,133,147],"gating.":[110],"former":[112],"improves":[113],"obtaining":[117],"wider":[119],"valid":[120],"data":[121],"window":[122],"latter":[125],"saves":[126,149],"on":[127],"dynamic":[128],"power":[129,190],"consumption":[130],"distribution":[134],"network.":[135],"SDVS":[137],"method":[138],"reduces":[139],"IDD3P":[141],"9.3%":[143],"gating":[148],"8.8%":[150],"IDD3N":[153],"measured":[155],"at":[156],"200":[157],"MHz,":[158],"25\u00b0C":[159],"studied":[161],"was":[165],"fabricated":[166],"using":[167,186],"44":[168],"nm":[169],"standard":[170],"technology.":[173],"It":[174],"occupies":[175],"17.7":[177],"mm":[178],"<sup":[179],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[180],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[181],"die":[182],"area":[183],"operates":[185],"1.8":[188],"V":[189],"supply.":[191]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}