{"id":"https://openalex.org/W2057632502","doi":"https://doi.org/10.1109/jssc.2011.2164296","title":"A 20-MHz Bandwidth Continuous-Time Sigma-Delta Modulator With Jitter Immunity Improved Full Clock Period SCR (FSCR) DAC and High-Speed DWA","display_name":"A 20-MHz Bandwidth Continuous-Time Sigma-Delta Modulator With Jitter Immunity Improved Full Clock Period SCR (FSCR) DAC and High-Speed DWA","publication_year":2011,"publication_date":"2011-09-23","ids":{"openalex":"https://openalex.org/W2057632502","doi":"https://doi.org/10.1109/jssc.2011.2164296","mag":"2057632502"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2011.2164296","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2164296","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015883789","display_name":"Jun\u2010Gi Jo","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jun-Gi Jo","raw_affiliation_strings":["SmartPHY Inc., Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SmartPHY Inc., Seoul, South Korea","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057180772","display_name":"Jin-Ho Noh","orcid":null},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jinho Noh","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Hanyang University, Seoul, South Korea","[Dept. of Electron. & Comput. Eng., Hanyang Univ., Seoul, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Hanyang University, Seoul, South Korea","institution_ids":["https://openalex.org/I4575257"]},{"raw_affiliation_string":"[Dept. of Electron. & Comput. Eng., Hanyang Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091297210","display_name":"Changsik Yoo","orcid":"https://orcid.org/0000-0001-7945-5400"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Changsik Yoo","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Hanyang University, Seoul, South Korea","[Dept. of Electron. & Comput. Eng., Hanyang Univ., Seoul, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Hanyang University, Seoul, South Korea","institution_ids":["https://openalex.org/I4575257"]},{"raw_affiliation_string":"[Dept. of Electron. & Comput. Eng., Hanyang Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I4575257"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3728,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.87845597,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"46","issue":"11","first_page":"2469","last_page":"2477"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8609459400177002},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.7303435802459717},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5657812356948853},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5439044237136841},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5363442301750183},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.49381551146507263},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.4686816334724426},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.44412869215011597},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.406294584274292},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32631608843803406},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.31972241401672363},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.2787872552871704},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17026570439338684},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14592090249061584}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8609459400177002},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.7303435802459717},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5657812356948853},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5439044237136841},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5363442301750183},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.49381551146507263},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.4686816334724426},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.44412869215011597},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.406294584274292},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32631608843803406},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.31972241401672363},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2787872552871704},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17026570439338684},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14592090249061584},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2011.2164296","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2164296","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W245245344","https://openalex.org/W1509148781","https://openalex.org/W1543366407","https://openalex.org/W1545680207","https://openalex.org/W1549511857","https://openalex.org/W1566753641","https://openalex.org/W2012846466","https://openalex.org/W2036679615","https://openalex.org/W2044279460","https://openalex.org/W2054030566","https://openalex.org/W2057321991","https://openalex.org/W2073140918","https://openalex.org/W2079474160","https://openalex.org/W2089863118","https://openalex.org/W2151824205","https://openalex.org/W2291681534","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2128664218","https://openalex.org/W2124911477","https://openalex.org/W2102815341","https://openalex.org/W2102712905","https://openalex.org/W2081038703","https://openalex.org/W2044524120","https://openalex.org/W2493585380","https://openalex.org/W2999366224","https://openalex.org/W1977097430","https://openalex.org/W2963777386"],"abstract_inverted_index":{"A":[0,43],"20-MHz":[1],"bandwidth":[2],"continuous-time":[3],"(CT)":[4],"sigma-delta":[5],"modulator":[6],"(SDM)":[7],"with":[8],"third-order":[9],"active-RC":[10],"loop":[11],"filter":[12],"and":[13,72],"4-bit":[14],"quantizer":[15],"is":[16,28,50,93,99],"implemented":[17],"in":[18],"a":[19,103],"0.13-\u03bcm":[20],"CMOS":[21],"process.":[22],"The":[23,62,96],"immunity":[24],"to":[25,52],"clock":[26,34,60,92],"jitter":[27,87],"greatly":[29],"improved":[30],"by":[31,80],"employing":[32],"full":[33],"period":[35],"switched-capacitor-resistor":[36],"(FSCR)":[37],"digital-to-analog":[38],"converter":[39],"(DAC)":[40],"for":[41],"feedback.":[42],"new":[44],"data":[45],"weighted":[46],"averaging":[47],"(DWA)":[48],"technique":[49],"developed":[51],"remove":[53],"the":[54,85,89],"timing":[55],"bottleneck":[56],"at":[57],"640":[58,90],"MHz":[59,91],"frequency.":[61],"CT":[63],"SDM":[64],"achieves":[65],"63.9":[66],"dB":[67,74,83],"peak":[68],"signal-to-noise-and-distortion":[69],"ratio":[70],"(SNDR)":[71],"68":[73],"dynamic":[75],"range":[76],"(DR)":[77],"which":[78],"decreases":[79],"only":[81],"2.3":[82],"when":[84],"RMS":[86],"of":[88],"15.6":[94],"ps.":[95],"power":[97],"consumption":[98],"58":[100],"mW":[101],"from":[102],"1.2-V":[104],"supply.":[105]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}