{"id":"https://openalex.org/W2144420171","doi":"https://doi.org/10.1109/jssc.2011.2164024","title":"A 65 nm Gate-Level Pipelined Self-Synchronous FPGA for High Performance and Variation Robust Operation","display_name":"A 65 nm Gate-Level Pipelined Self-Synchronous FPGA for High Performance and Variation Robust Operation","publication_year":2011,"publication_date":"2011-08-25","ids":{"openalex":"https://openalex.org/W2144420171","doi":"https://doi.org/10.1109/jssc.2011.2164024","mag":"2144420171"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2011.2164024","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2164024","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085875405","display_name":"Benjamin Devlin","orcid":"https://orcid.org/0009-0008-2823-549X"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Benjamin Devlin","raw_affiliation_strings":["Department of Electronic Engineering, University of Tokyo, Tokyo, Japan","Dept. of Electron. Eng., Univ. of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Univ. of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089203206","display_name":"Makoto Ikeda","orcid":"https://orcid.org/0000-0003-0445-0167"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Ikeda","raw_affiliation_strings":["Tokyo Daigaku, Bunkyo-ku, Tokyo, JP","Dept. of Electron. Eng., Univ. of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Daigaku, Bunkyo-ku, Tokyo, JP","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Univ. of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028680447","display_name":"Kunihiro Asada","orcid":"https://orcid.org/0000-0002-1150-0241"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]},{"id":"https://openalex.org/I3125079907","display_name":"Japan Graduate School of Education University","ror":"https://ror.org/03a6vay74","country_code":"JP","type":"education","lineage":["https://openalex.org/I3125079907"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kunihiro Asada","raw_affiliation_strings":["Education Center, University of Tokyo, Tokyo, Japan","Dept. of Electron. Eng., Univ. of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Education Center, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I3125079907","https://openalex.org/I74801974"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Univ. of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5085875405"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":2.1197,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.88533663,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"46","issue":"11","first_page":"2500","last_page":"2513"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5772342681884766},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.57212895154953},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5534133911132812},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5238149762153625},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5228041410446167},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5044220685958862},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49294495582580566},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.46407416462898254},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.45403385162353516},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.44431209564208984},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.435963898897171},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4299488961696625},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32193779945373535},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22373613715171814},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.22309327125549316},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.21016985177993774},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2095763087272644},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0905107855796814}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5772342681884766},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.57212895154953},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5534133911132812},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5238149762153625},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5228041410446167},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5044220685958862},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49294495582580566},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.46407416462898254},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.45403385162353516},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.44431209564208984},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.435963898897171},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4299488961696625},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32193779945373535},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22373613715171814},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.22309327125549316},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.21016985177993774},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2095763087272644},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0905107855796814},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2011.2164024","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2164024","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1514480347","https://openalex.org/W1982876335","https://openalex.org/W1998380797","https://openalex.org/W2029663117","https://openalex.org/W2029736024","https://openalex.org/W2066671765","https://openalex.org/W2092892712","https://openalex.org/W2097579272","https://openalex.org/W2111989077","https://openalex.org/W2113645429","https://openalex.org/W2117428997","https://openalex.org/W2117956094","https://openalex.org/W2123222669","https://openalex.org/W2123392516","https://openalex.org/W2128876494","https://openalex.org/W2138474603","https://openalex.org/W2138840350","https://openalex.org/W2148284014","https://openalex.org/W2156662023","https://openalex.org/W2161040950","https://openalex.org/W2164337590","https://openalex.org/W2169061104","https://openalex.org/W2541218122","https://openalex.org/W6630761995","https://openalex.org/W6678518095","https://openalex.org/W7062389935"],"related_works":["https://openalex.org/W2525077515","https://openalex.org/W2118152793","https://openalex.org/W2141625582","https://openalex.org/W4388000032","https://openalex.org/W2564437568","https://openalex.org/W2080140894","https://openalex.org/W2107916809","https://openalex.org/W629662700","https://openalex.org/W2162806231","https://openalex.org/W2073479284"],"abstract_inverted_index":{"A":[0],"65":[1],"nm":[2],"self-synchronous":[3,44],"field":[4],"programmable":[5],"gate":[6,18],"array":[7,40],"(SSFPGA)":[8],"with":[9,48,73,105,113,125,129,171],"delay":[10,244],"insensitive":[11],"operation":[12,70,119,186,237],"and":[13,28,103,138,156,164,225],"pipeline":[14],"granularity":[15],"at":[16,66,83,227],"the":[17,49,114,160,201,216,231],"level,":[19],"is":[20,71,165,192,212],"shown":[21,121],"to":[22,25,60,89,108,135,143,168,178,194],"be":[23],"robust":[24,167],"process":[26],"voltage":[27],"temperature":[29,139],"(PVT)":[30],"variations.":[31],"The":[32,185,209],"proposed":[33],"SSFPGA":[34,161,202,217,232],"employs":[35],"a":[36,52,62,110,195,242],"38":[37,39],"\u00d7":[38],"of":[41,51],"four-input,":[42,56],"three-stage":[43],"configurable":[45],"logic":[46],"blocks,":[47],"introduction":[50],"new":[53],"dual":[54],"tree-divider":[55],"three-pipeline":[57],"stage":[58],"LUT":[59],"achieve":[61],"2.97":[63],"GHz":[64,77],"throughput":[65,173],"1.2":[67,84],"V.":[68],"Correct":[69,118],"measured":[72,174,214],"500":[74],"mVp-p,":[75],"1.12":[76],"externally":[78],"introduced":[79],"power":[80,86,91,96,189],"supply":[81,92,97,154,190],"noise":[82,98],"V":[85],"supply,":[87],"equivalent":[88],"42%":[90],"bounce.":[93],"Sensitivity":[94],"against":[95],"frequency":[99],"has":[100,203,233],"been":[101],"measured,":[102],"confirmed":[104],"simulation":[106],"results":[107],"show":[109,159,200],"strong":[111],"correlation":[112],"average":[115],"operating":[116],"frequency.":[117],"was":[120],"over":[122],"10":[123],"chips":[124],"16%":[126],"performance":[127],"variation,":[128],"VDD":[130],"change":[131,140],"from":[132,141,175],"728":[133],"mV":[134],"2":[136,228],"V,":[137,229],"0\u00b0C":[142,224],"120\u00b0C,":[144],"without":[145],"tuning":[146],"any":[147],"input":[148],"parameters":[149],"such":[150],"as":[151],"clock":[152],"frequency,":[153],"voltages":[155],"biases.":[157],"Results":[158],"can":[162],"adapt":[163],"inherently":[166],"these":[169],"variations":[170],"internal":[172],"300":[176],"MHz":[177],"4.07":[179],"GHz,":[180],"while":[181],"maintaining":[182],"correct":[183,236],"operation.":[184,208],"under":[187],"noisey":[188],"conditions":[191],"compared":[193],"conventional":[196],"synchronous":[197,249],"FPGA,":[198],"which":[199],"4.2":[204],"times":[205],"error":[206],"free":[207],"failure":[210],"mode":[211],"also":[213],"on":[215],"using":[218],"an":[219],"accelerated":[220],"stress":[221],"cycle":[222],"between":[223],"120\u00b0C":[226],"showing":[230],"8%":[234],"longer":[235],"before":[238],"chip":[239],"malfunction":[240],"past":[241],"10%":[243],"margin":[245],"commonly":[246],"used":[247],"in":[248],"systems.":[250]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}