{"id":"https://openalex.org/W2564315205","doi":"https://doi.org/10.1109/jssc.2011.2164021","title":"A 28 nm Dual-Port SRAM Macro With Screening Circuitry Against Write-Read Disturb Failure Issues","display_name":"A 28 nm Dual-Port SRAM Macro With Screening Circuitry Against Write-Read Disturb Failure Issues","publication_year":2011,"publication_date":"2011-09-12","ids":{"openalex":"https://openalex.org/W2564315205","doi":"https://doi.org/10.1109/jssc.2011.2164021","mag":"2564315205"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2011.2164021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2164021","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102538016","display_name":"Yuichiro Ishii","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuichiro Ishii","raw_affiliation_strings":["Renesas Electronics Corporation, Kodaira, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Kodaira, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100989173","display_name":"Hidehiro Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hidehiro Fujiwara","raw_affiliation_strings":["Renesas Electronics Corporation, Kodaira, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Kodaira, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060197046","display_name":"Shinji Tanaka","orcid":"https://orcid.org/0000-0002-7718-3453"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinji Tanaka","raw_affiliation_strings":["Renesas Electronics Corporation, Kodaira, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Kodaira, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041951103","display_name":"Yasumasa Tsukamoto","orcid":"https://orcid.org/0000-0002-0963-6940"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasumasa Tsukamoto","raw_affiliation_strings":["Renesas Electronics Corporation, Kodaira, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Kodaira, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047952713","display_name":"Koji Nii","orcid":"https://orcid.org/0000-0002-9986-5308"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koji Nii","raw_affiliation_strings":["Renesas Electronics Corporation, Kodaira, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Kodaira, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108630776","display_name":"Yuji Kihara","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuji Kihara","raw_affiliation_strings":["Renesas Electronics Corporation, Kodaira, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Kodaira, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005193420","display_name":"Kazumasa Yanagisawa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazumasa Yanagisawa","raw_affiliation_strings":["Renesas Electronics Corporation, Kodaira, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Kodaira, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4327,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.9014325,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"46","issue":"11","first_page":"2535","last_page":"2544"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6992640495300293},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6640639305114746},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6097701787948608},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6068866848945618},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.5736870169639587},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5679529905319214},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5566585063934326},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5439803600311279},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4532046616077423},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4441658854484558},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40552806854248047},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36099928617477417},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3313964903354645},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3033048212528229},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.29154038429260254},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15677568316459656},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12309974431991577},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07522517442703247}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6992640495300293},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6640639305114746},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6097701787948608},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6068866848945618},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.5736870169639587},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5679529905319214},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5566585063934326},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5439803600311279},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4532046616077423},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4441658854484558},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40552806854248047},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36099928617477417},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3313964903354645},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3033048212528229},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.29154038429260254},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15677568316459656},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12309974431991577},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07522517442703247},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2011.2164021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2164021","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6899999976158142,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2130559068","https://openalex.org/W2145563695","https://openalex.org/W2149033167","https://openalex.org/W2158933924","https://openalex.org/W2162335740"],"related_works":["https://openalex.org/W2476667188","https://openalex.org/W2431846681","https://openalex.org/W1820430086","https://openalex.org/W4327925644","https://openalex.org/W4232414169","https://openalex.org/W2139774918","https://openalex.org/W2886813482","https://openalex.org/W3088940363","https://openalex.org/W2771062617","https://openalex.org/W1980989199"],"abstract_inverted_index":{"Showing":[0],"that":[1,51,96],"the":[2,17,32,45,72,77,97],"worst":[3,33,46,98],"minimum":[4],"operating":[5],"voltage":[6],"(Vmin)":[7],"of":[8],"an":[9,49],"8T":[10],"dual-port":[11],"(DP)":[12],"SRAM":[13],"is":[14,52],"determined":[15],"by":[16,55,107],"write/read-disturbing":[18],"condition":[19],"with":[20],"a":[21,27,56,84],"finite":[22],"clock":[23,37],"skew,":[24],"we":[25,64],"propose":[26],"circuit":[28],"technique":[29],"to":[30,43,76],"detect":[31],"Vmin":[34,99],"in":[35,48],"asynchronous":[36],"operation.":[38],"This":[39],"circuitry":[40],"allows":[41],"us":[42],"screen":[44],"bit":[47],"array":[50],"conventionally":[53],"obtained":[54],"costly":[57],"and":[58,82,93],"time-consuming":[59],"test":[60,73],"procedure.":[61],"For":[62],"instance,":[63],"can":[65,100],"at":[66],"least":[67],"realize":[68],"400x":[69],"speed-up":[70],"for":[71],"time":[74],"compared":[75],"conventional":[78],"method.":[79],"We":[80],"designed":[81],"fabricated":[83],"512-kb":[85],"DP-SRAM":[86],"macro":[87],"using":[88],"28-nm":[89],"low-power":[90],"CMOS":[91],"technology,":[92],"confirmed":[94],"experimentally":[95],"be":[101],"successfully":[102],"reproduced":[103],"within":[104],"6%":[105],"discrepancy":[106],"our":[108],"proposed":[109],"circuit.":[110]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}