{"id":"https://openalex.org/W2153743315","doi":"https://doi.org/10.1109/jssc.2011.2160789","title":"A Fast Phase Tracking ADPLL for Video Pixel Clock Generation in 65 nm CMOS Technology","display_name":"A Fast Phase Tracking ADPLL for Video Pixel Clock Generation in 65 nm CMOS Technology","publication_year":2011,"publication_date":"2011-08-03","ids":{"openalex":"https://openalex.org/W2153743315","doi":"https://doi.org/10.1109/jssc.2011.2160789","mag":"2153743315"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2011.2160789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2160789","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039183654","display_name":"Ching-Che Chung","orcid":"https://orcid.org/0000-0003-1398-4320"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Che Chung","raw_affiliation_strings":["Dept. of Computer Science and Information Engineering, National Chung Cheng University, Min-Hsiung, Chia-Yi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Information Engineering, National Chung Cheng University, Min-Hsiung, Chia-Yi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016273123","display_name":"Chiun-Yao Ko","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chiun-Yao Ko","raw_affiliation_strings":["Dept. of Computer Science and Information Engineering, National Chung Cheng University, Min-Hsiung, Chia-Yi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Information Engineering, National Chung Cheng University, Min-Hsiung, Chia-Yi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I148099254"],"apc_list":null,"apc_paid":null,"fwci":3.1952,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.92460994,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"46","issue":"10","first_page":"2300","last_page":"2311"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8205345869064331},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7369124889373779},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6674364805221558},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5700235366821289},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5318773984909058},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5086377859115601},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4941590130329132},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4822021722793579},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.4811095595359802},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.4667532742023468},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.4580901563167572},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.44500046968460083},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.4393247067928314},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.4256884753704071},{"id":"https://openalex.org/keywords/master-clock","display_name":"Master clock","score":0.42487239837646484},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4005320370197296},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3923500180244446},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.32164767384529114},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1862548589706421},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11608445644378662},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10287520289421082}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8205345869064331},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7369124889373779},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6674364805221558},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5700235366821289},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5318773984909058},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5086377859115601},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4941590130329132},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4822021722793579},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.4811095595359802},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.4667532742023468},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.4580901563167572},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.44500046968460083},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.4393247067928314},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.4256884753704071},{"id":"https://openalex.org/C65595194","wikidata":"https://www.wikidata.org/wiki/Q1000863","display_name":"Master clock","level":4,"score":0.42487239837646484},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4005320370197296},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3923500180244446},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.32164767384529114},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1862548589706421},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11608445644378662},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10287520289421082},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2011.2160789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2160789","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.728.4036","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.728.4036","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.ccu.edu.tw/%7Ewildwolf/pdf.files/jssc2011-1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W2014849399","https://openalex.org/W2017690880","https://openalex.org/W2055704232","https://openalex.org/W2059166966","https://openalex.org/W2065994992","https://openalex.org/W2102168960","https://openalex.org/W2106036934","https://openalex.org/W2119080246","https://openalex.org/W2119866965","https://openalex.org/W2132334522","https://openalex.org/W2136750748","https://openalex.org/W2137120286","https://openalex.org/W2137718531","https://openalex.org/W2142324750","https://openalex.org/W2147587542","https://openalex.org/W2148375888","https://openalex.org/W2151494083","https://openalex.org/W2152144298","https://openalex.org/W2152856317","https://openalex.org/W2163268258","https://openalex.org/W2168433947","https://openalex.org/W2170314462","https://openalex.org/W2172440946","https://openalex.org/W6675931421"],"related_works":["https://openalex.org/W3093058274","https://openalex.org/W1607003253","https://openalex.org/W1497331638","https://openalex.org/W2117541676","https://openalex.org/W2147284684","https://openalex.org/W2083095101","https://openalex.org/W2765260420","https://openalex.org/W4200015704","https://openalex.org/W2006186298","https://openalex.org/W2124909075"],"abstract_inverted_index":{"A":[0,63,113],"phase-locked":[1],"loop":[2,92],"(PLL)":[3],"for":[4,70],"analog":[5],"video":[6,71,183],"RGB":[7],"signal":[8,23],"acquisition":[9],"interface":[10],"requires":[11],"precise":[12],"clock":[13,47,73,97,109,144,165,185],"generation":[14,74,186],"from":[15],"a":[16,76,118,171],"very":[17],"noisy":[18],"and":[19,37,100,117,130,175,179],"low-frequency":[20],"horizontal":[21],"synchronization":[22],"(HSYNC).":[24],"In":[25,86],"such":[26],"applications,":[27],"the":[28,54,57,87,90,95,102,106,126,131,141,151,163],"frequency":[29],"multiplication":[30],"ratio":[31],"is":[32,81,134,180],"always":[33],"larger":[34],"than":[35,138],"800":[36],"can":[38,110],"be":[39,50,111],"up":[40],"to":[41,49,53,124,148,161,182],"over":[42],"2600.":[43],"The":[44],"output":[45,107,142],"pixel":[46,72,108,143,184],"has":[48,170],"phase":[51,65,128],"aligned":[52],"HSYNC.":[55],"Otherwise,":[56],"displayed":[58],"image":[59],"will":[60],"become":[61],"blurry.":[62],"fast":[64,127],"tracking":[66,132],"all-digital":[67],"PLL":[68],"(ADPLL)":[69],"in":[75,83,188],"65":[77,189],"nm":[78,190],"CMOS":[79,191],"technology":[80],"presented":[82],"this":[84],"paper.":[85],"proposed":[88,152],"ADPLL,":[89],"digital":[91],"filter":[93],"eliminates":[94],"reference":[96,164],"jitter":[98,104,133,166],"effects":[99],"then":[101],"period":[103],"of":[105,140],"reduced.":[112],"time-to-digital":[114],"converter":[115],"(TDC)":[116],"delta-sigma":[119],"modulator":[120],"(DSM)":[121],"are":[122],"used":[123],"perform":[125],"tracking,":[129],"controlled":[135],"at":[136],"less":[137],"one-third":[139],"period.":[145],"As":[146],"compared":[147],"prior":[149],"studies,":[150],"ADPLL":[153],"does":[154],"not":[155],"require":[156],"an":[157],"extra":[158],"external":[159],"oscillator":[160],"overcome":[162],"effects.":[167],"Thus,":[168],"it":[169],"small":[172],"chip":[173],"area":[174],"low":[176],"power":[177],"consumption,":[178],"well-suited":[181],"applications":[187],"process.":[192]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}