{"id":"https://openalex.org/W2105386586","doi":"https://doi.org/10.1109/jssc.2011.2157259","title":"A 0.7-to-3.5 GHz 0.6-to-2.8 mW Highly Digital Phase-Locked Loop With Bandwidth Tracking","display_name":"A 0.7-to-3.5 GHz 0.6-to-2.8 mW Highly Digital Phase-Locked Loop With Bandwidth Tracking","publication_year":2011,"publication_date":"2011-06-21","ids":{"openalex":"https://openalex.org/W2105386586","doi":"https://doi.org/10.1109/jssc.2011.2157259","mag":"2105386586"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2011.2157259","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2157259","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103841754","display_name":"Wenjing Yin","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wenjing Yin","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","Sch. of Electr. Eng., & Comput. Sci., Oregon State Univ., Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"Sch. of Electr. Eng., & Comput. Sci., Oregon State Univ., Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014322271","display_name":"Rajesh Inti","orcid":"https://orcid.org/0000-0003-4269-9086"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajesh Inti","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","Sch. of Electr. Eng., & Comput. Sci., Oregon State Univ., Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"Sch. of Electr. Eng., & Comput. Sci., Oregon State Univ., Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087380109","display_name":"Amr Elshazly","orcid":"https://orcid.org/0000-0002-0628-9138"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amr Elshazly","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","Sch. of Electr. Eng., & Comput. Sci., Oregon State Univ., Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"Sch. of Electr. Eng., & Comput. Sci., Oregon State Univ., Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110432604","display_name":"Brian Young","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Young","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","Sch. of Electr. Eng., & Comput. Sci., Oregon State Univ., Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"Sch. of Electr. Eng., & Comput. Sci., Oregon State Univ., Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086888499","display_name":"Pavan Kumar Hanumolu","orcid":"https://orcid.org/0000-0002-3456-2082"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pavan Kumar Hanumolu","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","Sch. of Electr. Eng., & Comput. Sci., Oregon State Univ., Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"Sch. of Electr. Eng., & Comput. Sci., Oregon State Univ., Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5103841754"],"corresponding_institution_ids":["https://openalex.org/I131249849"],"apc_list":null,"apc_paid":null,"fwci":3.4444,"has_fulltext":false,"cited_by_count":63,"citation_normalized_percentile":{"value":0.92957892,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"46","issue":"8","first_page":"1870","last_page":"1880"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.8479676246643066},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8057667016983032},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.7130922079086304},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6997994184494019},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6087003946304321},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.51693195104599},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.47132447361946106},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4674893915653229},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44234147667884827},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4388169050216675},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4307573437690735},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.41849035024642944},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.41110119223594666},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4066956043243408},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22466403245925903},{"id":"https://openalex.org/keywords/delay-line-oscillator","display_name":"Delay line oscillator","score":0.2181994915008545},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1254834532737732},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10253903269767761}],"concepts":[{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.8479676246643066},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8057667016983032},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.7130922079086304},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6997994184494019},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6087003946304321},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.51693195104599},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.47132447361946106},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4674893915653229},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44234147667884827},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4388169050216675},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4307573437690735},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.41849035024642944},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.41110119223594666},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4066956043243408},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22466403245925903},{"id":"https://openalex.org/C26907483","wikidata":"https://www.wikidata.org/wiki/Q5253479","display_name":"Delay line oscillator","level":4,"score":0.2181994915008545},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1254834532737732},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10253903269767761},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2011.2157259","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2157259","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8199999928474426,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W118952169","https://openalex.org/W1548579702","https://openalex.org/W1552193912","https://openalex.org/W1558242838","https://openalex.org/W2007346651","https://openalex.org/W2050862963","https://openalex.org/W2080724709","https://openalex.org/W2084208879","https://openalex.org/W2100427892","https://openalex.org/W2104147443","https://openalex.org/W2108185796","https://openalex.org/W2108458508","https://openalex.org/W2108537242","https://openalex.org/W2111679634","https://openalex.org/W2114953806","https://openalex.org/W2132981211","https://openalex.org/W2145361466","https://openalex.org/W2150442265","https://openalex.org/W2152144298","https://openalex.org/W2153794871","https://openalex.org/W2162926155","https://openalex.org/W2164002677","https://openalex.org/W2868527870","https://openalex.org/W6652278039","https://openalex.org/W6680041185","https://openalex.org/W6682467855"],"related_works":["https://openalex.org/W2380467267","https://openalex.org/W1980525453","https://openalex.org/W2040229502","https://openalex.org/W2325206724","https://openalex.org/W1580014081","https://openalex.org/W2421111280","https://openalex.org/W2059960378","https://openalex.org/W1497881430","https://openalex.org/W2097165798","https://openalex.org/W2043945969"],"abstract_inverted_index":{"A":[0,68],"digital":[1,23,104],"phase-locked":[2],"loop":[3],"(DPLL)":[4],"employs":[5],"a":[6,10,20,64,93,102,109,135,159],"linear":[7],"proportional":[8,39],"path,":[9,13],"double":[11,69],"integral":[12,70],"bandwidth":[14,49,54],"and":[15,19,34,46,51,79,108,115,163,167,173],"tuning":[16,77,116],"range":[17,33,78,95,117],"tracking;":[18],"novel":[21],"delta-sigma":[22,103],"to":[24,27,55,105,121,144],"analog":[25,106],"converter":[26,107],"achieve":[28,122],"low":[29,35,123],"jitter,":[30,175],"wide":[31,94],"operating":[32,128],"power.":[36],"The":[37,84,130],"proposed":[38,151],"path":[40,71],"decouples":[41],"the":[42,73,88,126,150],"detector":[43],"quantization":[44,82],"error":[45],"oscillator":[47,59],"noise":[48,62],"tradeoff":[50,74],"helps":[52],"maximize":[53],"suppress":[56],"digitally":[57],"controlled":[58],"(DCO)":[60],"phase":[61],"in":[63,134],"power":[65,157],"efficient":[66],"manner.":[67],"alleviates":[72],"between":[75],"DCO":[76,89],"its":[80],"frequency":[81],"error.":[83],"high":[85],"resolution":[86],"of":[87,96,170],"was":[90],"maintained":[91],"over":[92,125],"sampling":[97],"clock":[98],"frequencies":[99],"by":[100],"using":[101],"continuously":[110],"tunable":[111],"switched-RC":[112],"filter.":[113],"Bandwidth":[114],"tracking":[118],"are":[119],"employed":[120],"jitter":[124],"entire":[127],"range.":[129],"prototype":[131],"DPLL,":[132],"fabricated":[133],"90":[136],"nm":[137],"CMOS":[138],"process,":[139],"operates":[140],"from":[141,158],"0.7":[142],"GHz":[143],"3.5":[145],"GHz.":[146],"At":[147],"2.5":[148],"GHz,":[149],"DPLL":[152],"consumes":[153],"only":[154],"1.6":[155,165],"mW":[156],"1":[160],"V":[161],"supply":[162],"achieves":[164],"ps":[166,169],"11.6":[168],"long-term":[171],"r.m.s":[172],"peak":[174],"respectively.":[176]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}