{"id":"https://openalex.org/W2161091390","doi":"https://doi.org/10.1109/jssc.2011.2128150","title":"A 3T Gain Cell Embedded DRAM Utilizing Preferential Boosting for High Density and Low Power On-Die Caches","display_name":"A 3T Gain Cell Embedded DRAM Utilizing Preferential Boosting for High Density and Low Power On-Die Caches","publication_year":2011,"publication_date":"2011-05-09","ids":{"openalex":"https://openalex.org/W2161091390","doi":"https://doi.org/10.1109/jssc.2011.2128150","mag":"2161091390"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2011.2128150","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2128150","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006677805","display_name":"Ki Chul Chun","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ki Chul Chun","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023812483","display_name":"Pulkit Jain","orcid":"https://orcid.org/0000-0001-5708-9761"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pulkit Jain","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100781527","display_name":"Jung Hwa Lee","orcid":"https://orcid.org/0000-0002-4464-3521"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jung Hwa Lee","raw_affiliation_strings":["DRAM Design Team, Memory Division, Samsung Electronics Company Limited, Hwasung, Gyeonggi, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Design Team, Memory Division, Samsung Electronics Company Limited, Hwasung, Gyeonggi, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043025421","display_name":"Chris H. Kim","orcid":"https://orcid.org/0000-0002-4194-1347"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris H. Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5006677805"],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":6.2158,"has_fulltext":false,"cited_by_count":113,"citation_normalized_percentile":{"value":0.96783895,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"46","issue":"6","first_page":"1495","last_page":"1505"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.6669650673866272},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6453943252563477},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.6185059547424316},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6134651899337769},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.547805905342102},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.46810269355773926},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44348931312561035},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3672800660133362},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35474061965942383},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3298981487751007},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.24637094140052795},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2430925965309143},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1996956169605255}],"concepts":[{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.6669650673866272},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6453943252563477},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.6185059547424316},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6134651899337769},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.547805905342102},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.46810269355773926},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44348931312561035},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3672800660133362},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35474061965942383},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3298981487751007},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.24637094140052795},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2430925965309143},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1996956169605255},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2011.2128150","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2128150","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1491237044","https://openalex.org/W1845650582","https://openalex.org/W1940446526","https://openalex.org/W1964061332","https://openalex.org/W1977443758","https://openalex.org/W2000631360","https://openalex.org/W2038061869","https://openalex.org/W2043340768","https://openalex.org/W2097538613","https://openalex.org/W2099069607","https://openalex.org/W2122435992","https://openalex.org/W2123085386","https://openalex.org/W2124679907","https://openalex.org/W2164951898","https://openalex.org/W4285719527","https://openalex.org/W6638791736","https://openalex.org/W6640883792"],"related_works":["https://openalex.org/W2154176871","https://openalex.org/W2031972468","https://openalex.org/W4388836178","https://openalex.org/W1530056031","https://openalex.org/W2074922484","https://openalex.org/W1835913819","https://openalex.org/W1510452813","https://openalex.org/W3004383742","https://openalex.org/W4382618663","https://openalex.org/W2063061014"],"abstract_inverted_index":{"Circuit":[0],"techniques":[1],"for":[2,59,92],"enabling":[3],"a":[4,38,68,133,141,148,155,166],"sub-0.9":[5],"V":[6],"logic-compatible":[7],"embedded":[8],"DRAM":[9],"(eDRAM)":[10],"are":[11],"presented.":[12],"A":[13,54],"boosted":[14,90],"3T":[15],"gain":[16,85],"cell":[17,86],"utilizes":[18],"Read":[19,33,46],"Word-line":[20,95],"(RWL)":[21],"preferential":[22],"boosting":[23],"to":[24,49,52,74,109],"increase":[25],"read":[26,103,120],"margin":[27],"and":[28,100,121,165],"improve":[29],"data":[30,77,151],"retention":[31,152],"time.":[32],"speed":[34],"is":[35,65,107],"enhanced":[36],"with":[37,67,111,154],"hybrid":[39],"current/voltage":[40],"sense":[41],"amplifier":[42],"that":[43],"allows":[44],"the":[45,61,76,83,93,118],"Bit-line":[47,63],"(RBL)":[48],"remain":[50],"close":[51],"VDD.":[53],"regulated":[55],"bit-line":[56],"write":[57,79,122],"scheme":[58],"driving":[60],"Write":[62,94],"(WBL)":[64],"equipped":[66],"steady-state":[69],"storage":[70],"node":[71],"voltage":[72],"monitor":[73],"overcome":[75],"`1'":[78],"disturbance":[80],"problem":[81],"of":[82,124],"PMOS":[84],"without":[87],"introducing":[88],"another":[89],"supply":[91],"(WWL)":[96],"over-drive.":[97],"An":[98],"adaptive":[99],"die-to-die":[101],"adjustable":[102],"reference":[104],"bias":[105],"generator":[106],"proposed":[108,125],"cope":[110],"PVT":[112],"variations.":[113],"Monte":[114],"Carlo":[115],"simulations":[116],"compare":[117],"6-sigma":[119],"performance":[123],"eDRAM":[126,136],"against":[127],"conventional":[128],"designs.":[129],"Measurement":[130],"results":[131],"from":[132],"64":[134],"kb":[135],"test":[137],"chip":[138],"implemented":[139],"in":[140],"65":[142],"nm":[143],"low-leakage":[144],"CMOS":[145],"process":[146],"show":[147],"1.25":[149],"ms":[150],"time":[153,160],"2":[156],"ns":[157],"random":[158],"cycle":[159],"at":[161,174],"0.9":[162],"V,":[163,176],"85\u00b0C,":[164],"91.3":[167],"\u03bcW":[168],"per":[169],"Mb":[170],"static":[171],"power":[172],"dissipation":[173],"1.0":[175],"85\u00b0C.":[177]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":12},{"year":2016,"cited_by_count":11},{"year":2015,"cited_by_count":12},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":7}],"updated_date":"2026-05-05T08:41:31.759640","created_date":"2025-10-10T00:00:00"}