{"id":"https://openalex.org/W2116462433","doi":"https://doi.org/10.1109/jssc.2011.2109630","title":"1-Tbyte/s 1-Gbit DRAM Architecture Using 3-D Interconnect for High-Throughput Computing","display_name":"1-Tbyte/s 1-Gbit DRAM Architecture Using 3-D Interconnect for High-Throughput Computing","publication_year":2011,"publication_date":"2011-03-04","ids":{"openalex":"https://openalex.org/W2116462433","doi":"https://doi.org/10.1109/jssc.2011.2109630","mag":"2116462433"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2011.2109630","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2109630","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085756372","display_name":"Tomonori Sekiguchi","orcid":"https://orcid.org/0000-0002-7094-845X"},"institutions":[{"id":"https://openalex.org/I2800559651","display_name":"Berkshire College of Agriculture","ror":"https://ror.org/022atwn53","country_code":"GB","type":"education","lineage":["https://openalex.org/I2800559651"]},{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["GB","JP"],"is_corresponding":false,"raw_author_name":"Tomonori Sekiguchi","raw_affiliation_strings":["European Research and Development Centre, Hitachi Europe Limited, Maidenhead, Berkshire, UK","Eur. R&D Centre, Hitachi Eur. Ltd., Maidenhead, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"European Research and Development Centre, Hitachi Europe Limited, Maidenhead, Berkshire, UK","institution_ids":["https://openalex.org/I2800559651"]},{"raw_affiliation_string":"Eur. R&D Centre, Hitachi Eur. Ltd., Maidenhead, UK","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100999422","display_name":"Kazuo Ono","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuo Ono","raw_affiliation_strings":["Central Research Laboratory, Measurement Systems Research Department, Hitachi and Limited, Tokyo, Japan","Meas. Syst. Res. Dept., Hitachi, Ltd., Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central Research Laboratory, Measurement Systems Research Department, Hitachi and Limited, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Meas. Syst. Res. Dept., Hitachi, Ltd., Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058500311","display_name":"Akira Kotabe","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akira Kotabe","raw_affiliation_strings":["Central Research Laboratory, Measurement Systems Research Department, Hitachi and Limited, Tokyo, Japan","Meas. Syst. Res. Dept., Hitachi, Ltd., Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central Research Laboratory, Measurement Systems Research Department, Hitachi and Limited, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Meas. Syst. Res. Dept., Hitachi, Ltd., Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016228511","display_name":"Yoshimitsu Yanagawa","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshimitsu Yanagawa","raw_affiliation_strings":["Central Research Laboratory, Measurement Systems Research Department, Hitachi and Limited, Tokyo, Japan","Meas. Syst. Res. Dept., Hitachi, Ltd., Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central Research Laboratory, Measurement Systems Research Department, Hitachi and Limited, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Meas. Syst. Res. Dept., Hitachi, Ltd., Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":7.0279,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":{"value":0.97265456,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"46","issue":"4","first_page":"828","last_page":"837"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9015874862670898},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5558105707168579},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5461987853050232},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48734888434410095},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.4731803238391876},{"id":"https://openalex.org/keywords/gigabit","display_name":"Gigabit","score":0.4712158739566803},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4314068555831909},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4255252778530121},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.412764310836792},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38075828552246094},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.22198697924613953},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.17753750085830688},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.10994192957878113},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09683144092559814}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9015874862670898},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5558105707168579},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5461987853050232},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48734888434410095},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.4731803238391876},{"id":"https://openalex.org/C21922175","wikidata":"https://www.wikidata.org/wiki/Q3105497","display_name":"Gigabit","level":2,"score":0.4712158739566803},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4314068555831909},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4255252778530121},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.412764310836792},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38075828552246094},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.22198697924613953},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.17753750085830688},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.10994192957878113},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09683144092559814}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2011.2109630","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2109630","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1489597939","https://openalex.org/W1980063930","https://openalex.org/W1998161811","https://openalex.org/W2047043979","https://openalex.org/W2071413176","https://openalex.org/W2096890581","https://openalex.org/W2107752016","https://openalex.org/W2109314689","https://openalex.org/W2125213532","https://openalex.org/W2132010492","https://openalex.org/W2166785082","https://openalex.org/W3144500201","https://openalex.org/W3145183695","https://openalex.org/W6643021738","https://openalex.org/W6662088896","https://openalex.org/W6684357024"],"related_works":["https://openalex.org/W2543596171","https://openalex.org/W2516517078","https://openalex.org/W2161286015","https://openalex.org/W2150909864","https://openalex.org/W3146763006","https://openalex.org/W4382618825","https://openalex.org/W4211178602","https://openalex.org/W4386903460","https://openalex.org/W2900372418","https://openalex.org/W2741067476"],"abstract_inverted_index":{"Aiming":[0],"to":[1,51,59],"resolve":[2],"memory":[3,39,141,170],"bottlenecks":[4],"in":[5,37,44],"multi-core":[6,16,28,104],"system,":[7],"novel":[8],"1-Tbyte/s":[9],"1-Gbit":[10,117],"DRAM":[11,24,47,83,100,118,126],"architecture":[12,43,84,105],"based":[13,121],"on":[14,26,76,113,122],"a":[15,27],"configuration":[17],"and":[18,72,101,103,143,172],"3-D":[19],"interconnects":[20,97],"was":[21,49,119],"developed.":[22,80],"The":[23,81],"stacked":[25],"CPU":[29],"has":[30],"512-bit":[31],"I/Os":[32],"with":[33],"through-silicon-via":[34],"(TSV)":[35],"distributed":[36],"16":[38],"cores.":[40],"Five-stage":[41],"pipelined":[42],"the":[45,53,57,92,96,99,107,110,114,123,144,159,163,169],"compact":[46],"core":[48],"developed":[50],"reduce":[52],"operation":[54,71,161,167,174],"cycle":[55,69],"of":[56,95,109,153,162,168,175,186,193,198],"data-bus":[58],"2":[60],"ns.":[61],"A":[62,116],"low-noise":[63],"early-bar-write":[64],"scheme":[65,90],"for":[66],"an":[67,191],"8-ns":[68,166],"array":[70],"16-Gbit/s":[73,173],"I/O":[74,176],"circuits":[75],"TSV":[77,89],"were":[78],"also":[79],"proposed":[82],"greatly":[85],"improves":[86],"power":[87,184],"efficiency.":[88],"reduces":[91,106],"parasitic":[93],"capacitance":[94],"between":[98],"CPU,":[102],"length":[108],"data":[111,164],"bus":[112],"DRAM.":[115,155],"designed":[120],"45-nm":[124],"stand-alone":[125],"process.":[127],"Chip":[128],"size":[129],"is":[130,146,180,190],"51.6":[131],"mm":[132],"<sup":[133,138],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[134,139],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[135,140],"assuming":[136],"4F":[137],"cells,":[142],"density":[145],"about":[147],"5":[148],"times":[149],"higher":[150,195],"than":[151,196],"that":[152,197],"embedded":[154],"Circuit":[156],"simulations":[157],"confirmed":[158],"2-ns":[160],"bus,":[165],"array,":[171],"circuits.":[177],"Power":[178],"consumption":[179],"19.5":[181],"W,":[182],"providing":[183],"efficiency":[185],"51.3":[187],"Gbyte/s/W,":[188],"which":[189],"order":[192],"magnitude":[194],"conventional":[199],"DRAMs.":[200]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":10},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":9}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}