{"id":"https://openalex.org/W2163947402","doi":"https://doi.org/10.1109/jssc.2011.2108121","title":"A 2 Tb/s 6&lt;formula formulatype=\"inline\"&gt;&lt;tex Notation=\"TeX\"&gt;$\\,\\times\\,$&lt;/tex&gt; &lt;/formula&gt;4 Mesh Network for a Single-Chip Cloud Computer With DVFS in 45 nm CMOS","display_name":"A 2 Tb/s 6&lt;formula formulatype=\"inline\"&gt;&lt;tex Notation=\"TeX\"&gt;$\\,\\times\\,$&lt;/tex&gt; &lt;/formula&gt;4 Mesh Network for a Single-Chip Cloud Computer With DVFS in 45 nm CMOS","publication_year":2011,"publication_date":"2011-03-29","ids":{"openalex":"https://openalex.org/W2163947402","doi":"https://doi.org/10.1109/jssc.2011.2108121","mag":"2163947402"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2011.2108121","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2108121","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077422345","display_name":"Praveen Salihundam","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"P Salihundam","raw_affiliation_strings":["Microprocessor Research, Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090001638","display_name":"Shailendra Jain","orcid":"https://orcid.org/0000-0002-3391-1711"},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S Jain","raw_affiliation_strings":["Microprocessor Research, Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112441360","display_name":"Tiju Jacob","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"T Jacob","raw_affiliation_strings":["Microprocessor Research, Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101658825","display_name":"Sunil Kumar","orcid":"https://orcid.org/0000-0002-7432-3510"},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S Kumar","raw_affiliation_strings":["Microprocessor Research, Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081522570","display_name":"Vasantha Erraguntla","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V Erraguntla","raw_affiliation_strings":["Microprocessor Research, Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081186735","display_name":"Yatin Hoskote","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y Hoskote","raw_affiliation_strings":["Microprocessor Research, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":null,"display_name":"S Vangal","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S Vangal","raw_affiliation_strings":["Microprocessor Research, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108382290","display_name":"Greg Ruhl","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G Ruhl","raw_affiliation_strings":["Microprocessor Research, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112900267","display_name":"Nitin Borkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N Borkar","raw_affiliation_strings":["Microprocessor Research, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5077422345"],"corresponding_institution_ids":["https://openalex.org/I4210146682"],"apc_list":null,"apc_paid":null,"fwci":17.1748,"has_fulltext":false,"cited_by_count":102,"citation_normalized_percentile":{"value":0.99391655,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"46","issue":"4","first_page":"757","last_page":"766"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6223694682121277},{"id":"https://openalex.org/keywords/mesh-networking","display_name":"Mesh networking","score":0.42598575353622437},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42446184158325195},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3828027844429016},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3333118259906769},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3276878595352173},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3252027928829193},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19317784905433655},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.15188157558441162}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6223694682121277},{"id":"https://openalex.org/C123691950","wikidata":"https://www.wikidata.org/wiki/Q25552104","display_name":"Mesh networking","level":3,"score":0.42598575353622437},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42446184158325195},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3828027844429016},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3333118259906769},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3276878595352173},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3252027928829193},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19317784905433655},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.15188157558441162}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2011.2108121","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2108121","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322452","display_name":"Osmania University","ror":"https://ror.org/030sjb889"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1971355858","https://openalex.org/W1989181536","https://openalex.org/W2001894083","https://openalex.org/W2006500015","https://openalex.org/W2017503457","https://openalex.org/W2025442219","https://openalex.org/W2025516544","https://openalex.org/W2104674486","https://openalex.org/W2108085346","https://openalex.org/W2114522727","https://openalex.org/W2123184444","https://openalex.org/W2140781989","https://openalex.org/W2152788432","https://openalex.org/W2157373341","https://openalex.org/W2159747318","https://openalex.org/W2160642395","https://openalex.org/W2165320173","https://openalex.org/W2172212694","https://openalex.org/W2462193902","https://openalex.org/W3140261852","https://openalex.org/W3203992401","https://openalex.org/W4251606147"],"related_works":["https://openalex.org/W2169905140","https://openalex.org/W2124074299","https://openalex.org/W2164649302","https://openalex.org/W2385753531","https://openalex.org/W2294969964","https://openalex.org/W2111375262","https://openalex.org/W2741128865","https://openalex.org/W2064008190","https://openalex.org/W2988430289","https://openalex.org/W2161902159"],"abstract_inverted_index":{"A":[0,73],"packet-switched":[1],"6":[2],"\u00d7":[3],"4":[4],"2-D":[5],"mesh":[6,116],"network":[7,55,117],"providing":[8],"2":[9,78,105],"Tb/s":[10,120],"of":[11,18,60,77,131,136,141],"bisectional":[12],"bandwidth":[13],"with":[14,32,118],"a":[15,27,61,89,149,167],"per-hop":[16],"latency":[17,76],"4-cycles,":[19],"forms":[20],"the":[21,132,137],"high":[22],"performance":[23],"communication":[24],"fabric":[25,39],"for":[26],"Single-Chip":[28],"Cloud":[29],"Computer":[30],"(SCC)":[31],"48":[33],"Pentium\u2122":[34],"class":[35],"IA-32":[36],"cores.":[37],"The":[38,49,114,155],"operates":[40,103],"on":[41],"an":[42],"independent":[43],"power":[44,144],"supply":[45],"and":[46,67,88,122,139],"frequency":[47],"domain.":[48],"router":[50,74,102,121,156],"micro-architecture":[51],"achieves":[52],"over":[53,166],"90%":[54],"utilization":[56],"by":[57],"effective":[58],"use":[59],"single-cycle":[62,90],"Wrapped":[63],"Wave-Front":[64],"Allocator":[65],"(WWFA)":[66],"virtual":[68],"channel":[69],"(VC)":[70],"flow":[71],"control.":[72],"transit":[75],"ns":[79],"is":[80],"achieved":[81],"through":[82],"early":[83],"buffer":[84],"write,":[85],"route":[86],"pre-computation":[87],"WWFA":[91],"implementation.":[92],"This":[93],"640":[94],"K":[95],"transistor,":[96],"1.32":[97],"mm":[98,125],"<sup":[99],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[100],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[101],"at":[104,107,145],"GHz":[106],"1.1":[108,146],"V":[109,147,173],"while":[110],"dissipating":[111],"550":[112],"mW.":[113],"24-node":[115],"1.28":[119],"16B,":[123],"5.4":[124],"wide":[126],"links":[127],"consumes":[128],"only":[129],"5%":[130],"chip":[133,143],"area,":[134],"1.2%":[135],"transistors":[138],"10%":[140],"total":[142],"in":[148],"45":[150],"nm":[151],"nine-metal":[152],"CMOS":[153],"process.":[154],"energy":[157],"efficiency":[158],"scales":[159],"from":[160,171],"1.3":[161],"Tb/s/W":[162,165],"to":[163,174],"7.2":[164],"dynamic":[168],"voltage":[169],"range":[170],"0.7":[172],"1.25":[175],"V.":[176]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":15},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":12},{"year":2013,"cited_by_count":18},{"year":2012,"cited_by_count":12}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}