{"id":"https://openalex.org/W2129540363","doi":"https://doi.org/10.1109/jssc.2011.2105690","title":"A 0.77 ps RMS Jitter 6-GHz Spread-Spectrum Clock Generator Using a Compensated Phase-Rotating Technique","display_name":"A 0.77 ps RMS Jitter 6-GHz Spread-Spectrum Clock Generator Using a Compensated Phase-Rotating Technique","publication_year":2011,"publication_date":"2011-04-26","ids":{"openalex":"https://openalex.org/W2129540363","doi":"https://doi.org/10.1109/jssc.2011.2105690","mag":"2129540363"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2011.2105690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2105690","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101981427","display_name":"Kuo\u2010Hsing Cheng","orcid":"https://orcid.org/0000-0002-0997-5264"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuo-Hsing Cheng","raw_affiliation_strings":["MSIC Laboratory, Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MSIC Laboratory, Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110490186","display_name":"Cheng-Liang Hung","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Liang Hung","raw_affiliation_strings":["MSIC Laboratory, Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MSIC Laboratory, Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110703839","display_name":"Chih-Hsien Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Hsien Chang","raw_affiliation_strings":["MSIC Laboratory, Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MSIC Laboratory, Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":2.5639,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.90003549,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"46","issue":"5","first_page":"1198","last_page":"1213"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8697328567504883},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.7000750303268433},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6457787752151489},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.5851566791534424},{"id":"https://openalex.org/keywords/dither","display_name":"Dither","score":0.5816890597343445},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4302728772163391},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4140876531600952},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.40849196910858154},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34986716508865356},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.32205232977867126},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16888198256492615},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1622423231601715},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.157545804977417},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.14798620343208313}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8697328567504883},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.7000750303268433},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6457787752151489},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.5851566791534424},{"id":"https://openalex.org/C70451592","wikidata":"https://www.wikidata.org/wiki/Q376493","display_name":"Dither","level":3,"score":0.5816890597343445},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4302728772163391},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4140876531600952},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.40849196910858154},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34986716508865356},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.32205232977867126},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16888198256492615},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1622423231601715},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.157545804977417},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.14798620343208313}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2011.2105690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2105690","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W1490044358","https://openalex.org/W1504521093","https://openalex.org/W1527424663","https://openalex.org/W1566916904","https://openalex.org/W1926434562","https://openalex.org/W1929584256","https://openalex.org/W1985957160","https://openalex.org/W2010691732","https://openalex.org/W2034525900","https://openalex.org/W2039638078","https://openalex.org/W2040549330","https://openalex.org/W2054009243","https://openalex.org/W2062998260","https://openalex.org/W2063483061","https://openalex.org/W2075310429","https://openalex.org/W2100438395","https://openalex.org/W2101597431","https://openalex.org/W2112328125","https://openalex.org/W2115002043","https://openalex.org/W2117662511","https://openalex.org/W2118570658","https://openalex.org/W2120258930","https://openalex.org/W2124390946","https://openalex.org/W2126801466","https://openalex.org/W2128401587","https://openalex.org/W2130200822","https://openalex.org/W2132107119","https://openalex.org/W2134910628","https://openalex.org/W2137025791","https://openalex.org/W2138383709","https://openalex.org/W2139625690","https://openalex.org/W2143392198","https://openalex.org/W2156819697","https://openalex.org/W2159820023","https://openalex.org/W2168433947","https://openalex.org/W2172451925","https://openalex.org/W2788595513","https://openalex.org/W2788680135","https://openalex.org/W2788760024","https://openalex.org/W6630130485","https://openalex.org/W6653010954","https://openalex.org/W6666508501","https://openalex.org/W6683115835"],"related_works":["https://openalex.org/W2134910628","https://openalex.org/W4200278648","https://openalex.org/W2146109599","https://openalex.org/W1603684227","https://openalex.org/W2117760489","https://openalex.org/W3098719147","https://openalex.org/W2771483960","https://openalex.org/W2129540363","https://openalex.org/W2081697573","https://openalex.org/W1981689019"],"abstract_inverted_index":{"This":[0,20,56],"study":[1],"demonstrates":[2],"a":[3,12,16,23,102,124,134,173],"6-GHz":[4,135],"triangular-modulated":[5],"spread-spectrum":[6,35],"clock":[7,136],"generator":[8],"(SSCG)":[9],"based":[10],"on":[11],"fractional-N":[13],"PLL":[14],"in":[15,105,109],"90-nm":[17],"CMOS":[18],"process.":[19],"paper":[21],"presents":[22],"phase-rotating":[24,44],"technique":[25,45,57,73],"to":[26,96],"create":[27],"the":[28,31,40,52,60,66,71,78,93,106,138,145,165],"fractional-Ntopology":[29],"for":[30,76],"SSCG":[32,80],"and":[33,51,64,143,150],"implement":[34],"clocking":[36],"(SSC)":[37],"by":[38],"modulating":[39],"fractional-Nratios.":[41],"The":[42,112,154],"proposed":[43,79],"consists":[46],"of":[47,88,116,126,175],"virtual":[48],"multiphase":[49],"generation":[50],"phase":[53],"compensation":[54],"approach.":[55],"effectively":[58],"compensates":[59],"instantaneous":[61],"timing":[62],"error":[63],"shows":[65],"ignorable":[67],"quantization":[68],"error.":[69],"Unlike":[70],"delta-sigma":[72],"commonly":[74],"used":[75],"SSCGs,":[77],"realizes":[81],"non-dithered":[82],"fractional":[83],"division":[84],"ratios.":[85],"In":[86],"terms":[87],"SSC,":[89],"this":[90,110],"approach":[91],"suppresses":[92],"RMS":[94,140],"jitter":[95,107,141],"less":[97,127,159],"than":[98,128,160],"1":[99],"ps,":[100,152],"showing":[101],"significant":[103],"improvement":[104],"performance":[108],"work.":[111],"measured":[113,139],"power":[114,167],"attenuation":[115],"electromagnetic":[117],"interference":[118],"(EMI)":[119],"is":[120,158,169],"16.12":[121],"dB,":[122],"with":[123,142],"deviation":[125],"0.5%":[129],"(5000":[130],"ppm).":[131],"Operating":[132],"at":[133,172],"rate,":[137],"without":[144],"down-spreading":[146],"spectrum":[147],"are":[148],"0.77":[149],"0.71":[151],"respectively.":[153],"chip":[155],"core":[156,166],"area":[157],"0.55":[161],"\u00d7":[162],"0.45":[163],"mm2and":[164],"consumption":[168],"27.7":[170],"mW":[171],"supply":[174],"1.0":[176],"V.":[177]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":5}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}