{"id":"https://openalex.org/W2018588972","doi":"https://doi.org/10.1109/jssc.2010.2104270","title":"A Wideband 3.6 GHz Digital \u0394\u03a3 Fractional-N PLL With Phase Interpolation Divider and Digital Spur Cancellation","display_name":"A Wideband 3.6 GHz Digital \u0394\u03a3 Fractional-N PLL With Phase Interpolation Divider and Digital Spur Cancellation","publication_year":2011,"publication_date":"2011-02-03","ids":{"openalex":"https://openalex.org/W2018588972","doi":"https://doi.org/10.1109/jssc.2010.2104270","mag":"2018588972"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2010.2104270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2104270","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111667388","display_name":"Marzo Zanuso","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]},{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT","US"],"is_corresponding":false,"raw_author_name":"Marzo Zanuso","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Electrical Engineering Department, University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Electrical Engineering Department, University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085904857","display_name":"Salvatore Levantino","orcid":"https://orcid.org/0000-0003-0895-1700"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Levantino","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073514694","display_name":"Carlo Samori","orcid":"https://orcid.org/0000-0002-7084-0721"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Carlo Samori","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051946676","display_name":"Andrea L. Lacaita","orcid":"https://orcid.org/0000-0003-0315-514X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea L. Lacaita","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":5.1278,"has_fulltext":false,"cited_by_count":93,"citation_normalized_percentile":{"value":0.95420541,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"46","issue":"3","first_page":"627","last_page":"638"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9819999933242798,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.7791571021080017},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7721794843673706},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7720440030097961},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.7040148973464966},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5759455561637878},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5716224908828735},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.5680459141731262},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.5458170175552368},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5081572532653809},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.5003852844238281},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.47036075592041016},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.4577045440673828},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4424035847187042},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.42643216252326965},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.42317891120910645},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3715142011642456},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.36709678173065186},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28468823432922363},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2414892017841339}],"concepts":[{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.7791571021080017},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7721794843673706},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7720440030097961},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.7040148973464966},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5759455561637878},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5716224908828735},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.5680459141731262},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.5458170175552368},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5081572532653809},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.5003852844238281},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.47036075592041016},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.4577045440673828},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4424035847187042},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.42643216252326965},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.42317891120910645},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3715142011642456},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.36709678173065186},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28468823432922363},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2414892017841339},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2010.2104270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2104270","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:re.public.polimi.it:11311/575448","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/575448","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6800000071525574,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1969163756","https://openalex.org/W2010691732","https://openalex.org/W2027706388","https://openalex.org/W2062678752","https://openalex.org/W2096434843","https://openalex.org/W2103429594","https://openalex.org/W2110675623","https://openalex.org/W2111146745","https://openalex.org/W2113319198","https://openalex.org/W2120258930","https://openalex.org/W2125162666","https://openalex.org/W2138759382","https://openalex.org/W2143520193","https://openalex.org/W2145361466","https://openalex.org/W2148865862","https://openalex.org/W2150524153","https://openalex.org/W2150912637","https://openalex.org/W2158067769","https://openalex.org/W2162504624","https://openalex.org/W2163630970","https://openalex.org/W2166437849","https://openalex.org/W2172587493","https://openalex.org/W2177833654","https://openalex.org/W2544392659","https://openalex.org/W2788760024","https://openalex.org/W6680508423"],"related_works":["https://openalex.org/W2371029054","https://openalex.org/W2370071821","https://openalex.org/W2394106628","https://openalex.org/W2350996794","https://openalex.org/W2088877925","https://openalex.org/W2384857702","https://openalex.org/W2367423162","https://openalex.org/W2144432296","https://openalex.org/W3027303490","https://openalex.org/W2246724580"],"abstract_inverted_index":{"A":[0,48],"digital":[1,74],"\u0394\u03a3":[2],"fractional-N":[3,29],"frequency":[4],"synthesizer":[5,141],"for":[6,68],"4G":[7],"communication":[8],"standards":[9],"is":[10,13,52,64,97],"presented":[11],"which":[12],"able":[14],"to":[15,37,44,54,66,83],"achieve":[16],"wide":[17],"loop":[18,26,138],"bandwidth":[19],"while":[20],"producing":[21],"low":[22],"fractional":[23,90],"spurs.":[24],"The":[25,95,140],"adopts":[27],"a":[28,33,101,109,117,135],"divider":[30],"based":[31],"on":[32],"phase":[34,70,129],"interpolator,":[35],"allowing":[36],"shrink":[38],"the":[39,69,112],"TDC":[40,57],"dynamic":[41],"range":[42,115],"and":[43,59,79,106,134,145],"improve":[45,56],"its":[46],"linearity.":[47],"dynamic-element":[49],"matching":[50],"algorithm":[51,63],"employed":[53],"further":[55],"linearity":[58],"an":[60],"original":[61],"correlation":[62],"used":[65],"correct":[67],"interpolator":[71],"mismatches.":[72],"Both":[73],"algorithms":[75],"operate":[76],"in":[77,87,100,111],"background":[78],"they":[80],"are":[81],"demonstrated":[82],"be":[84],"concurrently":[85],"effective":[86],"reducing":[88],"in-band":[89],"spurs":[91],"below":[92],"-57":[93],"dBc.":[94],"circuit":[96],"fully":[98],"integrated":[99],"65":[102],"nm":[103],"CMOS":[104],"process":[105],"it":[107],"synthesizes":[108],"carrier":[110],"3.0-3.6":[113],"GHz":[114],"from":[116],"40":[118,123],"MHz":[119],"crystal":[120],"reference":[121],"with":[122],"Hz":[124],"resolution.":[125],"It":[126],"achieves":[127],"-104-dBc/Hz":[128],"noise":[130],"at":[131],"400-kHz":[132],"offset":[133],"3.2-MHz":[136],"maximum":[137],"bandwidth.":[139],"dissipates":[142],"80":[143],"mW":[144],"occupies":[146],"0.4":[147],"mm2.":[148]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":9}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}