{"id":"https://openalex.org/W2081186910","doi":"https://doi.org/10.1109/jssc.2010.2080550","title":"Within-Die Variation-Aware Dynamic-Voltage-Frequency-Scaling With Optimal Core Allocation and Thread Hopping for the 80-Core TeraFLOPS Processor","display_name":"Within-Die Variation-Aware Dynamic-Voltage-Frequency-Scaling With Optimal Core Allocation and Thread Hopping for the 80-Core TeraFLOPS Processor","publication_year":2010,"publication_date":"2010-11-10","ids":{"openalex":"https://openalex.org/W2081186910","doi":"https://doi.org/10.1109/jssc.2010.2080550","mag":"2081186910"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2010.2080550","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2080550","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061796240","display_name":"Saurabh Dighe","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S Dighe","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102778960","display_name":"Sriram Vangal","orcid":"https://orcid.org/0000-0003-1548-9876"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S R Vangal","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043332479","display_name":"Paolo Aseron","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P Aseron","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101658826","display_name":"Sachin Sharma Ashok Kumar","orcid":"https://orcid.org/0000-0003-0829-064X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"S Kumar","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Bangalore, India","[Intel Laboratories, Intel Corporation, Bangalore, India]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"[Intel Laboratories, Intel Corporation, Bangalore, India]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112441360","display_name":"Tiju Jacob","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"T Jacob","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Bangalore, India","[Intel Laboratories, Intel Corporation, Bangalore, India]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"[Intel Laboratories, Intel Corporation, Bangalore, India]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014850579","display_name":"Keith Bowman","orcid":"https://orcid.org/0000-0002-7638-9783"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K A Bowman","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102833447","display_name":"Jason Howard","orcid":"https://orcid.org/0009-0005-6250-6108"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J Howard","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J Tschanz","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081522570","display_name":"Vasantha Erraguntla","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"V Erraguntla","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Bangalore, India","[Intel Laboratories, Intel Corporation, Bangalore, India]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"[Intel Laboratories, Intel Corporation, Bangalore, India]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112900267","display_name":"Nitin Borkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N Borkar","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V K De","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112875487","display_name":"Shekhar Borkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S Borkar","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":8.6772,"has_fulltext":false,"cited_by_count":135,"citation_normalized_percentile":{"value":0.97925703,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":"46","issue":"1","first_page":"184","last_page":"193"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.7993216514587402},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6492941379547119},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5982179641723633},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5388668775558472},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5140979886054993},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4700948894023895},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.47004881501197815},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3313901722431183},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3192465603351593},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28210657835006714},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2064807415008545}],"concepts":[{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.7993216514587402},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6492941379547119},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5982179641723633},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5388668775558472},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5140979886054993},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4700948894023895},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.47004881501197815},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3313901722431183},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3192465603351593},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28210657835006714},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2064807415008545},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2010.2080550","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2080550","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1550639219","https://openalex.org/W1602562456","https://openalex.org/W1964057018","https://openalex.org/W1969008267","https://openalex.org/W2033443176","https://openalex.org/W2097840688","https://openalex.org/W2099278122","https://openalex.org/W2101360724","https://openalex.org/W2115611348","https://openalex.org/W2117648153","https://openalex.org/W2119117967","https://openalex.org/W2126700722","https://openalex.org/W2135021459","https://openalex.org/W2141721356","https://openalex.org/W2145071646","https://openalex.org/W2156638740","https://openalex.org/W2159747318","https://openalex.org/W2160642395","https://openalex.org/W2298000651","https://openalex.org/W3152109627","https://openalex.org/W4240567521","https://openalex.org/W4247741062","https://openalex.org/W6674568505","https://openalex.org/W6675438776"],"related_works":["https://openalex.org/W2488897859","https://openalex.org/W2366027386","https://openalex.org/W1579918296","https://openalex.org/W164750744","https://openalex.org/W2135413877","https://openalex.org/W3033052750","https://openalex.org/W2133637639","https://openalex.org/W180975739","https://openalex.org/W2133693067","https://openalex.org/W2170268965"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"measured":[5],"within-die":[6],"core-to-core":[7],"Fmax":[8],"and":[9,21,44,55,66,74],"leakage":[10],"variation":[11],"data":[12],"for":[13,35],"an":[14],"80-core":[15],"processor":[16],"in":[17,59],"65":[18],"nm":[19],"CMOS":[20],"1)":[22],"populate":[23],"a":[24,36,92],"parameterized":[25],"energy/performance":[26],"model":[27],"to":[28,86],"determine":[29],"the":[30],"most":[31],"energy-efficient":[32],"operating":[33,53],"point":[34],"workload;":[37],"2)":[38],"examine":[39],"impacts":[40],"of":[41,94],"per-core":[42],"clock":[43],"power":[45],"gating":[46],"on":[47,69],"optimal":[48,81],"dynamic":[49,100],"voltage-frequency-core":[50],"scaling":[51],"(DVFCS)":[52],"points;":[54],"3)":[56],"compare":[57],"improvements":[58],"energy":[60,88,109],"efficiency":[61,89,110],"achievable":[62],"by":[63,106,111],"variation-aware":[64],"DVFCS":[65],"core":[67,82],"mapping":[68,83],"Single-Voltage/Multiple-Frequency":[70],"(SVMF),":[71],"Multiple-Voltage/Single-Frequency":[72],"(MVSF)":[73],"Multiple-Voltage/Multiple-Frequency":[75],"(MVMF)":[76],"designs.":[77],"Variation-aware":[78],"DVFS":[79],"with":[80],"is":[84],"shown":[85],"improve":[87],"6%-35%":[90],"across":[91],"range":[93],"compute/communication":[95],"activity":[96],"workloads.":[97],"A":[98],"new":[99],"thread":[101],"hopping":[102],"scheme":[103],"boosts":[104],"performance":[105],"5%-10%":[107],"or":[108],"20%-60%.":[112]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":10},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":13},{"year":2016,"cited_by_count":15},{"year":2015,"cited_by_count":15},{"year":2014,"cited_by_count":16},{"year":2013,"cited_by_count":12},{"year":2012,"cited_by_count":14}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}