{"id":"https://openalex.org/W2006500015","doi":"https://doi.org/10.1109/jssc.2010.2079450","title":"A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power Scaling","display_name":"A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power Scaling","publication_year":2010,"publication_date":"2010-11-10","ids":{"openalex":"https://openalex.org/W2006500015","doi":"https://doi.org/10.1109/jssc.2010.2079450","mag":"2006500015"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2010.2079450","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2079450","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102833447","display_name":"Jason Howard","orcid":"https://orcid.org/0009-0005-6250-6108"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J Howard","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061796240","display_name":"Saurabh Dighe","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S Dighe","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103567305","display_name":"Sriram Vangal","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S R Vangal","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108382290","display_name":"Greg Ruhl","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G Ruhl","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112900267","display_name":"Nitin Borkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N Borkar","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090001638","display_name":"Shailendra Jain","orcid":"https://orcid.org/0000-0002-3391-1711"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S Jain","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Labs , Bangalore , India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs , Bangalore , India","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081522570","display_name":"Vasantha Erraguntla","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V Erraguntla","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Labs , Bangalore , India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs , Bangalore , India","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028291857","display_name":"Michael Konow","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M Konow","raw_affiliation_strings":["INTEL, Research Laboratory, Brunswick, Germany","Intel Labs, Braunschweig, Germany"],"affiliations":[{"raw_affiliation_string":"INTEL, Research Laboratory, Brunswick, Germany","institution_ids":["https://openalex.org/I4210094487"]},{"raw_affiliation_string":"Intel Labs, Braunschweig, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006952154","display_name":"Michael Riepen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M Riepen","raw_affiliation_strings":["INTEL, Research Laboratory, Brunswick, Germany","Intel Labs, Braunschweig, Germany"],"affiliations":[{"raw_affiliation_string":"INTEL, Research Laboratory, Brunswick, Germany","institution_ids":["https://openalex.org/I4210094487"]},{"raw_affiliation_string":"Intel Labs, Braunschweig, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068796049","display_name":"Matthias Gries","orcid":"https://orcid.org/0000-0001-9379-1603"},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M Gries","raw_affiliation_strings":["INTEL, Research Laboratory, Brunswick, Germany","Intel Labs, Braunschweig, Germany"],"affiliations":[{"raw_affiliation_string":"INTEL, Research Laboratory, Brunswick, Germany","institution_ids":["https://openalex.org/I4210094487"]},{"raw_affiliation_string":"Intel Labs, Braunschweig, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056451941","display_name":"Guido Droege","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"G Droege","raw_affiliation_strings":["INTEL, Research Laboratory, Brunswick, Germany","Intel Labs, Braunschweig, Germany"],"affiliations":[{"raw_affiliation_string":"INTEL, Research Laboratory, Brunswick, Germany","institution_ids":["https://openalex.org/I4210094487"]},{"raw_affiliation_string":"Intel Labs, Braunschweig, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030430686","display_name":"Tor Lund-Larsen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T Lund-Larsen","raw_affiliation_strings":["INTEL, Research Laboratory, Brunswick, Germany","Intel Labs, Braunschweig, Germany"],"affiliations":[{"raw_affiliation_string":"INTEL, Research Laboratory, Brunswick, Germany","institution_ids":["https://openalex.org/I4210094487"]},{"raw_affiliation_string":"Intel Labs, Braunschweig, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017225851","display_name":"Sebastian Steibl","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S Steibl","raw_affiliation_strings":["INTEL, Research Laboratory, Brunswick, Germany","Intel Labs, Braunschweig, Germany"],"affiliations":[{"raw_affiliation_string":"INTEL, Research Laboratory, Brunswick, Germany","institution_ids":["https://openalex.org/I4210094487"]},{"raw_affiliation_string":"Intel Labs, Braunschweig, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112875487","display_name":"Shekhar Borkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S Borkar","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V K De","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066479345","display_name":"Rob Van der Wijngaart","orcid":"https://orcid.org/0009-0008-4609-6403"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R Van Der Wijngaart","raw_affiliation_strings":["INTEL, Research Laboratory, Santa Clara, CA, USA","Intel Labs, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"INTEL, Research Laboratory, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":16,"corresponding_author_ids":["https://openalex.org/A5102833447"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":49.8571,"has_fulltext":false,"cited_by_count":390,"citation_normalized_percentile":{"value":0.99947604,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"46","issue":"1","first_page":"173","last_page":"183"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5492085814476013},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.5239289402961731},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5192615985870361},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.5040096640586853},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48168548941612244},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47122442722320557},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.46562594175338745},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.46192142367362976},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4306355118751526},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.42819535732269287},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4194795787334442},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41434332728385925},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4077209234237671},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4015372395515442},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26701921224594116},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.253887414932251},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.22642847895622253},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15542688965797424},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1537102460861206},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.08169397711753845}],"concepts":[{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5492085814476013},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.5239289402961731},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5192615985870361},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.5040096640586853},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48168548941612244},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47122442722320557},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.46562594175338745},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.46192142367362976},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4306355118751526},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.42819535732269287},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4194795787334442},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41434332728385925},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4077209234237671},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4015372395515442},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26701921224594116},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.253887414932251},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.22642847895622253},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15542688965797424},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1537102460861206},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.08169397711753845},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2010.2079450","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2079450","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1870767240","https://openalex.org/W2001894083","https://openalex.org/W2025442219","https://openalex.org/W2025516544","https://openalex.org/W2051846227","https://openalex.org/W2112121929","https://openalex.org/W2125357468","https://openalex.org/W3203992401","https://openalex.org/W6670984688"],"related_works":["https://openalex.org/W2122026593","https://openalex.org/W1967088250","https://openalex.org/W2154351074","https://openalex.org/W2151223307","https://openalex.org/W2023400509","https://openalex.org/W2332054630","https://openalex.org/W2590100594","https://openalex.org/W2154169726","https://openalex.org/W2898122376","https://openalex.org/W2009411324"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,15,20,31],"multi-core":[4],"processor":[5,101,110],"that":[6],"integrates":[7],"48":[8],"cores,":[9],"4":[10],"DDR3":[11],"memory":[12],"channels,":[13],"and":[14,64,74,97,106,118],"voltage":[16,63,98],"regulator":[17],"controller":[18],"in":[19,113],"64":[21],"2D-mesh":[22,90],"network-on-chip":[23],"architecture.":[24],"Located":[25],"at":[26,85,92],"each":[27],"mesh":[28],"node":[29],"is":[30,111],"five-port":[32],"virtual":[33],"cut-through":[34],"packet-switched":[35],"router":[36],"shared":[37,53],"between":[38,103],"two":[39],"IA-32":[40],"cores.":[41],"Core-to-core":[42],"communication":[43],"uses":[44],"message":[45],"passing":[46],"while":[47,88],"exploiting":[48],"384":[49],"KB":[50],"of":[51,61,72],"on-die":[52],"memory.":[54],"Fine":[55],"grain":[56],"power":[57],"management":[58],"takes":[59],"advantage":[60],"8":[62],"28":[65],"frequency":[66],"islands":[67],"to":[68],"allow":[69],"independent":[70],"DVFS":[71],"cores":[73,83],"mesh.":[75],"At":[76],"the":[77,82,89,100],"nominal":[78],"1.1":[79],"V":[80],"supply,":[81],"operate":[84],"1":[86],"GHz":[87],"operates":[91],"2":[93],"GHz.":[94],"As":[95],"performance":[96],"scales,":[99],"dissipates":[102],"25":[104],"W":[105],"125":[107],"W.":[108],"The":[109],"implemented":[112],"45":[114],"nm":[115],"Hi-K":[116],"CMOS":[117],"has":[119],"1.3":[120],"billion":[121],"transistors.":[122]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":20},{"year":2019,"cited_by_count":13},{"year":2018,"cited_by_count":18},{"year":2017,"cited_by_count":25},{"year":2016,"cited_by_count":46},{"year":2015,"cited_by_count":49},{"year":2014,"cited_by_count":58},{"year":2013,"cited_by_count":59},{"year":2012,"cited_by_count":62}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}