{"id":"https://openalex.org/W2151659230","doi":"https://doi.org/10.1109/jssc.2010.2076591","title":"A 2.1-to-2.8-GHz Low-Phase-Noise All-Digital Frequency Synthesizer With a Time-Windowed Time-to-Digital Converter","display_name":"A 2.1-to-2.8-GHz Low-Phase-Noise All-Digital Frequency Synthesizer With a Time-Windowed Time-to-Digital Converter","publication_year":2010,"publication_date":"2010-10-20","ids":{"openalex":"https://openalex.org/W2151659230","doi":"https://doi.org/10.1109/jssc.2010.2076591","mag":"2151659230"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2010.2076591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2076591","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078943917","display_name":"Takashi Tokairin","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takashi Tokairin","raw_affiliation_strings":["Device Platforms Research Laboratories, NEC Corporation Limited, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Platforms Research Laboratories, NEC Corporation Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110223103","display_name":"Mitsuji Okada","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mitsuji Okada","raw_affiliation_strings":["NEC Electronics Corporation Limited, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NEC Electronics Corporation Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060540914","display_name":"Masaki Kitsunezuka","orcid":"https://orcid.org/0000-0003-2726-3268"},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masaki Kitsunezuka","raw_affiliation_strings":["NEC Corporation Limited, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NEC Corporation Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103757510","display_name":"Tadashi Maeda","orcid":"https://orcid.org/0000-0003-1863-7002"},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tadashi Maeda","raw_affiliation_strings":["Device Platforms Research Laboratories, NEC Corporation Limited, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Platforms Research Laboratories, NEC Corporation Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036021200","display_name":"M. Fukaishi","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Muneo Fukaishi","raw_affiliation_strings":["NEC Corporation Limited, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NEC Corporation Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":8.8275,"has_fulltext":false,"cited_by_count":88,"citation_normalized_percentile":{"value":0.98066864,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"45","issue":"12","first_page":"2582","last_page":"2590"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.7163323760032654},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6841951608657837},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5796985626220703},{"id":"https://openalex.org/keywords/vernier-scale","display_name":"Vernier scale","score":0.5440073013305664},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5410247445106506},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5203575491905212},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46753379702568054},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.43313902616500854},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.431734174489975},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4109959006309509},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.35652631521224976},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33202654123306274},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2925220727920532},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20566082000732422},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18846189975738525},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.0995229184627533},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.09519386291503906}],"concepts":[{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.7163323760032654},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6841951608657837},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5796985626220703},{"id":"https://openalex.org/C69710193","wikidata":"https://www.wikidata.org/wiki/Q14946576","display_name":"Vernier scale","level":2,"score":0.5440073013305664},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5410247445106506},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5203575491905212},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46753379702568054},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.43313902616500854},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.431734174489975},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4109959006309509},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.35652631521224976},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33202654123306274},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2925220727920532},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20566082000732422},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18846189975738525},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0995229184627533},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.09519386291503906}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2010.2076591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2076591","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320329764","display_name":"TDC Research","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2062952706","https://openalex.org/W2084208879","https://openalex.org/W2110764323","https://openalex.org/W2114529226","https://openalex.org/W2130227819","https://openalex.org/W2136750748","https://openalex.org/W2139053608","https://openalex.org/W2151494083","https://openalex.org/W2152144298","https://openalex.org/W2152338756","https://openalex.org/W2177833654","https://openalex.org/W6680712959"],"related_works":["https://openalex.org/W3158414702","https://openalex.org/W4389545333","https://openalex.org/W2112856903","https://openalex.org/W2296652335","https://openalex.org/W2182982459","https://openalex.org/W2541226935","https://openalex.org/W2330020385","https://openalex.org/W2474043983","https://openalex.org/W2359366503","https://openalex.org/W2544336511"],"abstract_inverted_index":{"A":[0],"2.1-to-2.8-GHz":[1],"low-power":[2],"consumption":[3,105],"all-digital":[4],"phase":[5,39,70],"locked":[6],"loop":[7],"(ADPLL)":[8],"with":[9,24,82],"a":[10,21,28,50,83,92,110],"time-windowed":[11,18],"time-to-digital":[12],"converter":[13],"(TDC)":[14],"is":[15,43,54,77,106],"presented.":[16],"The":[17,60,96],"TDC":[19],"uses":[20],"two-step":[22],"structure":[23],"an":[25],"inverter-":[26],"and":[27,87,101],"Vernier-delay":[29],"time-quantizer":[30],"to":[31,79],"improve":[32],"time":[33],"resolution,":[34],"which":[35,49],"results":[36],"in":[37,45,48,64],"low":[38,57],"noise.":[40],"Time-windowed":[41],"operation":[42,53],"implemented":[44,63],"the":[46,75,102],"TDC,":[47],"single-shot":[51],"pulse-based":[52],"used":[55],"for":[56],"power":[58,104,112],"consumption.":[59],"test":[61],"chip":[62,97],"90-nm":[65],"CMOS":[66],"technology":[67],"exhibits":[68],"in-band":[69],"noise":[71,89],"of":[72,90],",":[73],"where":[74],"loop-bandwidth":[76],"set":[78],"500":[80],"kHz":[81],"40-MHz":[84],"reference":[85],"signal,":[86],"out-band":[88],"at":[91],"1-MHz":[93],"offset":[94],"frequency.":[95],"core":[98],"occupies":[99],"0.37":[100],"measured":[103],"8.1":[107],"mA":[108],"from":[109],"1.2-V":[111],"supply.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":10}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}