{"id":"https://openalex.org/W2115278151","doi":"https://doi.org/10.1109/jssc.2010.2076214","title":"A 47$\\,\\times\\,$10 Gb/s 1.4 mW/Gb/s Parallel Interface in 45 nm CMOS","display_name":"A 47$\\,\\times\\,$10 Gb/s 1.4 mW/Gb/s Parallel Interface in 45 nm CMOS","publication_year":2010,"publication_date":"2010-10-20","ids":{"openalex":"https://openalex.org/W2115278151","doi":"https://doi.org/10.1109/jssc.2010.2076214","mag":"2115278151"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2010.2076214","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2076214","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010946517","display_name":"Frank O\u2019Mahony","orcid":"https://orcid.org/0000-0001-7961-9452"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank O'Mahony","raw_affiliation_strings":["Intel, Labs, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090419770","display_name":"James Jaussi","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James E. Jaussi","raw_affiliation_strings":["Intel, Labs, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035029367","display_name":"Joseph Kennedy","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph Kennedy","raw_affiliation_strings":["Intel, Labs, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023328166","display_name":"Ganesh Balamurugan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ganesh Balamurugan","raw_affiliation_strings":["Intel, Labs, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053540874","display_name":"Mozhgan Mansuri","orcid":"https://orcid.org/0000-0002-0277-7775"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mozhgan Mansuri","raw_affiliation_strings":["Intel, Labs, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010693797","display_name":"Clark Roberts","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Clark Roberts","raw_affiliation_strings":["Intel, Labs, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048584348","display_name":"Sudip Shekhar","orcid":"https://orcid.org/0000-0003-0383-1929"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudip Shekhar","raw_affiliation_strings":["Intel, Labs, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049783709","display_name":"Randy Mooney","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Randy Mooney","raw_affiliation_strings":["Intel, Labs, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089280659","display_name":"Bryan Casper","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bryan Casper","raw_affiliation_strings":["Intel, Labs, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":9.5617,"has_fulltext":false,"cited_by_count":62,"citation_normalized_percentile":{"value":0.98319808,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"45","issue":"12","first_page":"2828","last_page":"2837"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7399250268936157},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5772996544837952},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5166995525360107},{"id":"https://openalex.org/keywords/timer","display_name":"Timer","score":0.45442700386047363},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.4533306360244751},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45076286792755127},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.44583913683891296},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44326409697532654},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4396209418773651},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35390669107437134},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3421962261199951},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2690683603286743},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2290220856666565},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.16224607825279236},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13567903637886047},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.08807435631752014}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7399250268936157},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5772996544837952},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5166995525360107},{"id":"https://openalex.org/C2776633867","wikidata":"https://www.wikidata.org/wiki/Q186612","display_name":"Timer","level":3,"score":0.45442700386047363},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.4533306360244751},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45076286792755127},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.44583913683891296},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44326409697532654},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4396209418773651},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35390669107437134},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3421962261199951},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2690683603286743},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2290220856666565},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.16224607825279236},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13567903637886047},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.08807435631752014},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2010.2076214","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2076214","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6800000071525574,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1580679253","https://openalex.org/W1953939323","https://openalex.org/W1963587303","https://openalex.org/W1970258631","https://openalex.org/W2114953806","https://openalex.org/W2115330819","https://openalex.org/W2117012056","https://openalex.org/W2124390946","https://openalex.org/W2131583913","https://openalex.org/W2136138043","https://openalex.org/W2137800538","https://openalex.org/W2162364499","https://openalex.org/W2164188348","https://openalex.org/W2166984288","https://openalex.org/W2169263481","https://openalex.org/W2179481090","https://openalex.org/W2188104546","https://openalex.org/W3152162041","https://openalex.org/W6641045975","https://openalex.org/W6686944249"],"related_works":["https://openalex.org/W2360439717","https://openalex.org/W2765214557","https://openalex.org/W2388292776","https://openalex.org/W2361181213","https://openalex.org/W1031622928","https://openalex.org/W2350005463","https://openalex.org/W2347554032","https://openalex.org/W1459934432","https://openalex.org/W4293162581","https://openalex.org/W2018755015"],"abstract_inverted_index":{"A":[0,73],"47":[1],"\u00d7":[2],"10":[3],"Gb/s":[4,139],"chip-to-chip":[5],"interface":[6,97,135],"consuming":[7,154],"660":[8],"mW":[9],"is":[10,33,59],"demonstrated":[11],"in":[12,131],"45":[13],"nm":[14],"CMOS.":[15],"The":[16,55,96,107,134],"circuitry":[17],"and":[18,25,44,78,86,93,117,157],"interconnect":[19,84],"are":[20],"co-designed":[21],"to":[22,64,128],"minimize":[23],"power":[24,89,101,109],"area":[26,58],"for":[27,103],"a":[28,46,51],"wide":[29],"parallel":[30],"interface.":[31],"Power":[32],"reduced":[34,112],"by":[35,61,90,113],"amortizing":[36],"clocking,":[37],"minimizing":[38],"the":[39,65,104],"span":[40],"of":[41],"clock":[42],"signals":[43],"pairing":[45],"low-swing":[47],"transmitter":[48],"driver":[49],"with":[50,140],"sensitive":[52],"receiver":[53,108],"sampler.":[54],"active":[56,129,164],"silicon":[57,165],"compressed":[60],"64%":[62],"relative":[63],"C4":[66],"bumps":[67],"using":[68],"on-chip":[69],"transmission":[70],"line":[71],"routing.":[72],"dense,":[74],"top-side":[75],"package":[76],"connector":[77],"bridge":[79],"enable":[80],"both":[81],"high":[82],"off-chip":[83],"density":[85],"low":[87],"overall":[88],"reducing":[91],"equalization":[92],"deskew":[94],"requirements.":[95],"also":[98],"demonstrates":[99],"fast":[100],"management":[102],"I/O":[105],"circuits.":[106],"can":[110],"be":[111],"93%":[114],"during":[115],"standby":[116],"an":[118,141],"integrated":[119],"wake-up":[120],"timer":[121],"indicates":[122],"that":[123],"all":[124],"lanes":[125],"return":[126],"reliably":[127],"mode":[130],"<;5":[132],"ns.":[133],"operates":[136],"at":[137],"470":[138],"aggregate":[142],"bit":[143],"error":[144],"ratio":[145],"better":[146],"than":[147],"2":[148],"\u00d710":[149],"<sup":[150,161],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[151,162],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-18</sup>":[152],"while":[153],"1.4":[155],"mW/Gb/s":[156],"occupies":[158],"3.2":[159],"mm":[160],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[163],"area.":[166]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":13},{"year":2012,"cited_by_count":10}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}