{"id":"https://openalex.org/W2165113359","doi":"https://doi.org/10.1109/jssc.2010.2074330","title":"User Customizable Logic Paper (UCLP) With Sea-Of Transmission-Gates (SOTG) of 2-V Organic CMOS and Ink-Jet Printed Interconnects","display_name":"User Customizable Logic Paper (UCLP) With Sea-Of Transmission-Gates (SOTG) of 2-V Organic CMOS and Ink-Jet Printed Interconnects","publication_year":2010,"publication_date":"2010-10-19","ids":{"openalex":"https://openalex.org/W2165113359","doi":"https://doi.org/10.1109/jssc.2010.2074330","mag":"2165113359"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2010.2074330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2074330","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087315408","display_name":"Koichi Ishida","orcid":"https://orcid.org/0000-0002-4152-1203"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Koichi Ishida","raw_affiliation_strings":["Institute of Industrial Science, University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Industrial Science, University of Tokyo, Tokyo, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009348904","display_name":"Naoki Masunaga","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Naoki Masunaga","raw_affiliation_strings":["Institute of Industrial Science, University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Industrial Science, University of Tokyo, Tokyo, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043884951","display_name":"Ryo Takahashi","orcid":"https://orcid.org/0000-0001-5045-341X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ryo Takahashi","raw_affiliation_strings":["Institute of Industrial Science, University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Industrial Science, University of Tokyo, Tokyo, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041244264","display_name":"Tsuyoshi Sekitani","orcid":"https://orcid.org/0000-0003-1070-2738"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tsuyoshi Sekitani","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016317483","display_name":"Shigeki Shino","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shigeki Shino","raw_affiliation_strings":["Mitsubishi Seishi Kabushiki Kaisha, Chiyoda-ku, Tokyo, JP"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mitsubishi Seishi Kabushiki Kaisha, Chiyoda-ku, Tokyo, JP","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064927140","display_name":"Ute Zschieschang","orcid":"https://orcid.org/0000-0002-9904-4593"},"institutions":[{"id":"https://openalex.org/I4210088365","display_name":"Max Planck Institute for Solid State Research","ror":"https://ror.org/005bk2339","country_code":"DE","type":"facility","lineage":["https://openalex.org/I149899117","https://openalex.org/I4210088365"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ute Zschieschang","raw_affiliation_strings":["Max-Planck Institute of Solid State Research, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Max-Planck Institute of Solid State Research, Stuttgart, Germany","institution_ids":["https://openalex.org/I4210088365"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054798356","display_name":"Hagen Klauk","orcid":"https://orcid.org/0000-0003-4563-5635"},"institutions":[{"id":"https://openalex.org/I4210088365","display_name":"Max Planck Institute for Solid State Research","ror":"https://ror.org/005bk2339","country_code":"DE","type":"facility","lineage":["https://openalex.org/I149899117","https://openalex.org/I4210088365"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hagen Klauk","raw_affiliation_strings":["Max-Planck Institute of Solid State Research, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Max-Planck Institute of Solid State Research, Stuttgart, Germany","institution_ids":["https://openalex.org/I4210088365"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003282110","display_name":"Makoto Takamiya","orcid":"https://orcid.org/0000-0003-0289-7790"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Takamiya","raw_affiliation_strings":["VLSI Design and Education Center, University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008853188","display_name":"Takao Someya","orcid":"https://orcid.org/0000-0003-3051-1138"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takao Someya","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112189116","display_name":"Takayasu Sakurai","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Takayasu Sakurai","raw_affiliation_strings":["Institute of Industrial Science, University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Industrial Science, University of Tokyo, Tokyo, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2456,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.89393651,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"46","issue":"1","first_page":"285","last_page":"292"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5722809433937073},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5588071346282959},{"id":"https://openalex.org/keywords/printed-electronics","display_name":"Printed electronics","score":0.538456380367279},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.5238333344459534},{"id":"https://openalex.org/keywords/inkwell","display_name":"Inkwell","score":0.48441794514656067},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.47679901123046875},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4379716217517853},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.421906054019928},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4102349579334259},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3668934106826782},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3629828989505768}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5722809433937073},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5588071346282959},{"id":"https://openalex.org/C25435620","wikidata":"https://www.wikidata.org/wiki/Q1497629","display_name":"Printed electronics","level":3,"score":0.538456380367279},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.5238333344459534},{"id":"https://openalex.org/C109693293","wikidata":"https://www.wikidata.org/wiki/Q1496072","display_name":"Inkwell","level":2,"score":0.48441794514656067},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.47679901123046875},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4379716217517853},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.421906054019928},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4102349579334259},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3668934106826782},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3629828989505768},{"id":"https://openalex.org/C28490314","wikidata":"https://www.wikidata.org/wiki/Q189436","display_name":"Speech recognition","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2010.2074330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2074330","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life below water","id":"https://metadata.un.org/sdg/14","score":0.6899999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1993298818","https://openalex.org/W1994143452","https://openalex.org/W2004728577","https://openalex.org/W2101944220","https://openalex.org/W2152406824","https://openalex.org/W2153576066","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2208542895","https://openalex.org/W2389800961","https://openalex.org/W4316651007","https://openalex.org/W2387394119","https://openalex.org/W2070716619","https://openalex.org/W1995389502","https://openalex.org/W3041145407","https://openalex.org/W2043696621","https://openalex.org/W2932496401","https://openalex.org/W3183808962"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"present":[4],"User":[5],"Customizable":[6],"Logic":[7],"Paper":[8],"(UCLP)":[9],"with":[10,34,63],"a":[11,64],"Sea-of":[12],"Transmission-Gates":[13],"(SOTG)":[14],"of":[15,41,52],"2-V":[16],"organic":[17],"CMOS":[18],"transistors.":[19],"This":[20],"can":[21],"enable":[22],"users":[23],"to":[24],"fabricate":[25],"custom":[26],"integrated":[27],"circuits,":[28],"by":[29,57],"printing":[30],"200":[31],"wide":[32],"interconnects":[33],"at-home":[35],"ink-jet":[36],"printers":[37],"for":[38],"the":[39,50,53],"prototyping":[40],"large-area":[42],"electronics":[43],"and":[44,60],"educational":[45],"purposes.":[46],"The":[47],"SOTG":[48],"reduces":[49],"area":[51],"circuits":[54],"in":[55],"UCLP":[56],"between":[58],"11%":[59],"85%":[61],"compared":[62],"conventional":[65],"gate":[66],"array":[67],"architecture.":[68]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":4},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}