{"id":"https://openalex.org/W1985636967","doi":"https://doi.org/10.1109/jssc.2010.2072591","title":"50\u2013250 MHz \u0394\u03a3 DLL for Clock Synchronization","display_name":"50\u2013250 MHz \u0394\u03a3 DLL for Clock Synchronization","publication_year":2010,"publication_date":"2010-09-29","ids":{"openalex":"https://openalex.org/W1985636967","doi":"https://doi.org/10.1109/jssc.2010.2072591","mag":"1985636967"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2010.2072591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2072591","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"San-Jeow Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"San-Jeow Cheng","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore","[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101918477","display_name":"Lin Qiu","orcid":"https://orcid.org/0000-0002-3407-488X"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Lin Qiu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore","[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016044907","display_name":"Yuanjin Zheng","orcid":"https://orcid.org/0000-0002-5768-367X"},"institutions":[{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yuanjin Zheng","raw_affiliation_strings":["Institute of Microelectronics, Singapore","Inst. of Microelectron., Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Singapore","institution_ids":["https://openalex.org/I4210090209"]},{"raw_affiliation_string":"Inst. of Microelectron., Singapore, Singapore","institution_ids":["https://openalex.org/I4210090209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073001289","display_name":"Chun-Huat Heng","orcid":"https://orcid.org/0000-0002-5696-8403"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chun-Huat Heng","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore","[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0282,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.86924828,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9779000282287598,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8382563591003418},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.6362334489822388},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5838175415992737},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5691056251525879},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.5110217332839966},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4584704041481018},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43925541639328003},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4352225363254547},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39726001024246216},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2824355959892273},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.17757189273834229},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11767619848251343},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11455020308494568}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8382563591003418},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.6362334489822388},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5838175415992737},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5691056251525879},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.5110217332839966},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4584704041481018},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43925541639328003},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4352225363254547},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39726001024246216},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2824355959892273},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.17757189273834229},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11767619848251343},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11455020308494568}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2010.2072591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2072591","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:scholarbank.nus.edu.sg:10635/83302","is_oa":false,"landing_page_url":"http://scholarbank.nus.edu.sg/handle/10635/83302","pdf_url":null,"source":{"id":"https://openalex.org/S7407052290","display_name":"National University of Singapore","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1580654973","https://openalex.org/W1595764735","https://openalex.org/W1604115488","https://openalex.org/W1979113276","https://openalex.org/W1979576312","https://openalex.org/W2059008798","https://openalex.org/W2076420009","https://openalex.org/W2095624237","https://openalex.org/W2111053525","https://openalex.org/W2112489816","https://openalex.org/W2114953806","https://openalex.org/W2124390946","https://openalex.org/W2142149196","https://openalex.org/W2157269402","https://openalex.org/W2587442922","https://openalex.org/W2788680135","https://openalex.org/W6674559331"],"related_works":["https://openalex.org/W2369998856","https://openalex.org/W2187730212","https://openalex.org/W4312714696","https://openalex.org/W1969806930","https://openalex.org/W2127116759","https://openalex.org/W1986532039","https://openalex.org/W2540672406","https://openalex.org/W2587929255","https://openalex.org/W2364948717","https://openalex.org/W2130974576"],"abstract_inverted_index":{"A":[0],"\u0394\u03a3":[1,13,23,142],"DLL":[2,14,18,97,143],"targeted":[3],"for":[4,66],"clock":[5,104],"synchronization":[6,82,129],"has":[7],"been":[8],"proposed.":[9],"Unlike":[10],"other":[11],"existing":[12],"designs,":[15],"the":[16,22,26,32,36,45,49,89,93,102,123,131,141],"proposed":[17],"makes":[19],"use":[20],"of":[21,38,157,186],"dithering":[24],"in":[25,85,135],"feedback":[27],"path":[28],"rather":[29],"than":[30],"at":[31,178],"input,":[33],"which":[34],"eliminates":[35],"need":[37],"additional":[39],"multi-phase":[40],"generator,":[41],"and":[42,47,160,181],"hence":[43],"simplifies":[44],"architecture":[46],"improves":[48],"jitter":[50,185],"performance.":[51],"It":[52,169],"also":[53],"employs":[54],"a":[55,73,113,153],"second":[56],"order":[57],"adaptive":[58],"filter":[59],"to":[60,77,101,120,127,149],"achieve":[61,128],"dynamic":[62],"loop":[63],"bandwidth":[64],"control":[65],"different":[67],"operating":[68],"frequencies":[69],"as":[70,72],"well":[71],"unique":[74],"antiharmonic":[75],"detector":[76],"avoid":[78],"false":[79],"locking.":[80],"Clock":[81],"is":[83,105,117],"achieved":[84],"two":[86],"steps.":[87],"During":[88],"coarse":[90],"tuning":[91,111],"step,":[92,112],"delay":[94,125,154],"edge":[95,126],"from":[96,147,174],"that":[98],"closely":[99],"matched":[100],"incoming":[103,132],"first":[106],"determined.":[107],"In":[108],"subsequent":[109],"fine":[110],"successive":[114],"approximation":[115],"method":[116],"then":[118],"employed":[119],"quickly":[121],"shift":[122],"selected":[124],"with":[130,152],"clock.":[133],"Fabricated":[134],"0.35":[136],"\u03bc":[137],"m":[138],"CMOS":[139],"technology,":[140],"core":[144],"can":[145],"operate":[146],"50":[148],"250":[150],"MHz":[151,180],"step":[155],"resolution":[156],"15":[158],"ps":[159],"occupy":[161],"only":[162],"0.4":[163],"mm":[164],"<sup":[165],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[166],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[167],".":[168],"draws":[170],"about":[171],"6.9":[172],"mA":[173],"3":[175],"V":[176],"supply":[177],"200":[179],"exhibits":[182],"an":[183],"rms":[184],"2.1":[187],"ps.":[188]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}