{"id":"https://openalex.org/W2106855746","doi":"https://doi.org/10.1109/jssc.2010.2067910","title":"Tera-Scale Performance Machine Learning SoC (MLSoC) With Dual Stream Processor Architecture for Multimedia Content Analysis","display_name":"Tera-Scale Performance Machine Learning SoC (MLSoC) With Dual Stream Processor Architecture for Multimedia Content Analysis","publication_year":2010,"publication_date":"2010-10-27","ids":{"openalex":"https://openalex.org/W2106855746","doi":"https://doi.org/10.1109/jssc.2010.2067910","mag":"2106855746"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2010.2067910","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2067910","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108125458","display_name":"Tse-Wei Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tse-Wei Chen","raw_affiliation_strings":["Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026166514","display_name":"Chi-Sun Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Sun Tang","raw_affiliation_strings":["Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110928692","display_name":"Sung-Fang Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Sung-Fang Tsai","raw_affiliation_strings":["Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102065102","display_name":"Chen\u2010Han Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chen-Han Tsai","raw_affiliation_strings":["Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009305504","display_name":"Shao\u2010Yi Chien","orcid":"https://orcid.org/0000-0002-0634-6294"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shao-Yi Chien","raw_affiliation_strings":["Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071031607","display_name":"Liang\u2010Gee Chen","orcid":"https://orcid.org/0000-0001-9746-9355"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Liang-Gee Chen","raw_affiliation_strings":["Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.6513,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.75943081,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13114","display_name":"Image Processing Techniques and Applications","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7748301029205322},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.5708603262901306},{"id":"https://openalex.org/keywords/tera","display_name":"Tera-","score":0.5168429017066956},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.4543362259864807},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4304690361022949},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42394495010375977},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.42307204008102417},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.41918420791625977},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3495821952819824},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3237854838371277},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30296579003334045},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.28693121671676636},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.16202104091644287},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.147860586643219},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10125324130058289}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7748301029205322},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.5708603262901306},{"id":"https://openalex.org/C2775904623","wikidata":"https://www.wikidata.org/wiki/Q108529","display_name":"Tera-","level":2,"score":0.5168429017066956},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.4543362259864807},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4304690361022949},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42394495010375977},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.42307204008102417},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.41918420791625977},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3495821952819824},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3237854838371277},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30296579003334045},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28693121671676636},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.16202104091644287},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.147860586643219},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10125324130058289}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2010.2067910","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2067910","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1595494569","https://openalex.org/W1999551295","https://openalex.org/W2030540272","https://openalex.org/W2054137157","https://openalex.org/W2072131729","https://openalex.org/W2099171765","https://openalex.org/W2099244020","https://openalex.org/W2104019579","https://openalex.org/W2105952841","https://openalex.org/W2106582716","https://openalex.org/W2130660124","https://openalex.org/W2138584058","https://openalex.org/W2151103935","https://openalex.org/W2151351903","https://openalex.org/W2162910395","https://openalex.org/W2164598857","https://openalex.org/W2175009324","https://openalex.org/W2176428682","https://openalex.org/W6635844738","https://openalex.org/W6675838797","https://openalex.org/W6682652107"],"related_works":["https://openalex.org/W2039534605","https://openalex.org/W1542214290","https://openalex.org/W2441681564","https://openalex.org/W2128194731","https://openalex.org/W2105361464","https://openalex.org/W2162220252","https://openalex.org/W2023747428","https://openalex.org/W4236512364","https://openalex.org/W2032298278","https://openalex.org/W1997366644"],"abstract_inverted_index":{"A":[0],"new":[1],"machine":[2,32,105],"learning":[3,33,106],"SoC":[4],"(MLSoC)":[5],"for":[6,93],"multimedia":[7],"content":[8],"analysis":[9],"is":[10,118,125],"implemented":[11],"with":[12,39,104,108],"16-mm2area":[13],"in":[14],"90-nm":[15],"CMOS":[16],"technology.":[17],"Different":[18],"from":[19],"traditional":[20],"VLSI":[21],"architectures,":[22],"it":[23],"focuses":[24],"on":[25],"the":[26,51,57,64,70,76,86,97,115,122],"coacceleration":[27],"of":[28,85,114],"computer":[29],"vision":[30],"and":[31,35,63,96,121],"algorithms,":[34],"two":[36],"stream":[37,53,82,99],"processors":[38,62],"massively":[40],"parallel":[41],"processing":[42],"elements":[43],"are":[44,59],"integrated":[45],"to":[46],"achieve":[47],"tera-scale":[48],"performance.":[49],"In":[50],"dual":[52,66],"processor":[54,83,100],"(DSP)":[55],"architecture,":[56],"data":[58],"transferred":[60],"between":[61],"high-bandwidth":[65],"memory":[67],"(HBDM)":[68],"through":[69],"local":[71],"media":[72],"bus":[73],"without":[74],"consuming":[75],"AMBA":[77],"AHB":[78],"bandwidth.":[79],"The":[80,111],"image":[81,94],"(ISP)":[84],"MLSoC":[87,117],"can":[88,102],"handle":[89],"common":[90],"window-based":[91],"operations":[92],"processing,":[95],"feature":[98],"(FSP)":[101],"deal":[103],"algorithms":[107],"different":[109],"dimensions.":[110],"power":[112],"efficiency":[113,124],"proposed":[116],"1.7":[119],"TOPS/W,":[120],"area":[123],"81.3":[126],"GOPS/mm2.":[127]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}