{"id":"https://openalex.org/W2134212733","doi":"https://doi.org/10.1109/jssc.2010.2060279","title":"Noise-Immune Embedded NAND-ROM Using a Dynamic Split Source-Line Scheme for VDDmin and Speed Improvements","display_name":"Noise-Immune Embedded NAND-ROM Using a Dynamic Split Source-Line Scheme for VDDmin and Speed Improvements","publication_year":2010,"publication_date":"2010-09-29","ids":{"openalex":"https://openalex.org/W2134212733","doi":"https://doi.org/10.1109/jssc.2010.2060279","mag":"2134212733"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2010.2060279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2060279","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023225287","display_name":"Meng\u2010Fan Chang","orcid":"https://orcid.org/0000-0001-6905-6350"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Meng-Fan Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022395406","display_name":"Shu-Meng Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shu-Meng Yang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103496306","display_name":"Chih-Wei Liang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Wei Liang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072415400","display_name":"Chih-Chyuang Chiang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Chyuang Chiang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023301745","display_name":"Pi-Feng Chiu","orcid":"https://orcid.org/0000-0001-6665-3555"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pi-Feng Chiu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111708176","display_name":"Ku-Feng Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ku-Feng Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.8516,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.75846302,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"45","issue":"10","first_page":"2142","last_page":"2155"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.8123213052749634},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6990331411361694},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48657214641571045},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44024574756622314},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.42063167691230774},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.4196149706840515},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.4138474762439728},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4111279845237732},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4109460115432739},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38316380977630615},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3707314133644104},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.36759257316589355},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2029513716697693},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12842941284179688},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08378538489341736}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.8123213052749634},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6990331411361694},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48657214641571045},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44024574756622314},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.42063167691230774},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.4196149706840515},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.4138474762439728},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4111279845237732},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4109460115432739},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38316380977630615},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3707314133644104},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.36759257316589355},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2029513716697693},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12842941284179688},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08378538489341736}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2010.2060279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2060279","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":57,"referenced_works":["https://openalex.org/W1511738927","https://openalex.org/W1548935572","https://openalex.org/W1923058320","https://openalex.org/W1963913147","https://openalex.org/W1990746916","https://openalex.org/W2002038549","https://openalex.org/W2002311187","https://openalex.org/W2002691895","https://openalex.org/W2007180868","https://openalex.org/W2023211675","https://openalex.org/W2030257259","https://openalex.org/W2030582683","https://openalex.org/W2032942076","https://openalex.org/W2041727850","https://openalex.org/W2062241942","https://openalex.org/W2063025264","https://openalex.org/W2084001636","https://openalex.org/W2091711257","https://openalex.org/W2096201627","https://openalex.org/W2096660553","https://openalex.org/W2099153499","https://openalex.org/W2100483769","https://openalex.org/W2105940973","https://openalex.org/W2106673654","https://openalex.org/W2114326283","https://openalex.org/W2114592904","https://openalex.org/W2116456330","https://openalex.org/W2122763821","https://openalex.org/W2125284950","https://openalex.org/W2125700950","https://openalex.org/W2127190809","https://openalex.org/W2129520509","https://openalex.org/W2131393126","https://openalex.org/W2133079932","https://openalex.org/W2137594234","https://openalex.org/W2139451137","https://openalex.org/W2147503459","https://openalex.org/W2148756219","https://openalex.org/W2156226964","https://openalex.org/W2157991333","https://openalex.org/W2159359851","https://openalex.org/W2162415926","https://openalex.org/W2164177293","https://openalex.org/W2165093231","https://openalex.org/W2165134457","https://openalex.org/W2168293878","https://openalex.org/W2168972550","https://openalex.org/W2171212820","https://openalex.org/W2180025811","https://openalex.org/W2221151175","https://openalex.org/W2535388190","https://openalex.org/W4242754029","https://openalex.org/W4249254852","https://openalex.org/W4285719527","https://openalex.org/W6632733303","https://openalex.org/W6650729477","https://openalex.org/W6658362697"],"related_works":["https://openalex.org/W3165307257","https://openalex.org/W2031302924","https://openalex.org/W2515312339","https://openalex.org/W2145098804","https://openalex.org/W4226211266","https://openalex.org/W1574518580","https://openalex.org/W2130440338","https://openalex.org/W2791832526","https://openalex.org/W2037360960","https://openalex.org/W2161229876"],"abstract_inverted_index":{"Embedded":[0],"NAND-type":[1],"read-only-memory":[2],"(NAND-ROM)":[3],"provides":[4],"large-capacity,":[5],"high-reliability,":[6],"on-chip":[7],"non-volatile":[8],"storage.":[9],"However,":[10],"NAND-ROM":[11,122],"suffers":[12],"from":[13],"code-dependent":[14,26,64],"read":[15,27,65,70],"noises":[16,28,66],"and":[17,39,73,137,143],"cannot":[18],"survive":[19],"at":[20,46,147],"low":[21],"supply":[22,129],"voltages":[23,130],"(VDDs).":[24],"These":[25],"are":[29],"primarily":[30],"due":[31],"to":[32],"the":[33,69,75,87,106,120],"charge-sharing":[34],"effect,":[35],"bitline":[36],"leakage":[37,78],"current,":[38,79,145],"crosstalk":[40],"between":[41],"bitlines,":[42],"which":[43],"become":[44],"worse":[45],"lower":[47],"VDD.":[48],"This":[49],"study":[50],"proposes":[51],"a":[52,82,92,98,115,125,134],"dynamic":[53],"split":[54],"source-line":[55],"(DSSL)":[56],"scheme":[57,62,109],"for":[58],"NAND-ROM.":[59],"The":[60],"proposed":[61,107],"overcomes":[63],"while":[67],"improving":[68],"access":[71],"time":[72],"suppressing":[74],"active-mode":[76],"gate":[77],"with":[80,124,133],"only":[81],"1%":[83],"area":[84],"penalty":[85],"in":[86,140],"cell":[88],"array.":[89],"Experiments":[90],"on":[91],"fabricated":[93],"256":[94],"Kb":[95],"macro":[96],"using":[97],"90":[99],"nm":[100],"industrial":[101],"logic":[102],"process":[103],"demonstrate":[104],"that":[105],"DSSL":[108,121],"achieves":[110],"100%":[111],"code-pattern":[112],"coverage":[113],"under":[114],"small":[116],"sensing":[117],"margin.":[118],"Additionally,":[119],"works":[123],"wide":[126],"range":[127],"of":[128],"(1-0.31":[131],"V)":[132],"38%,":[135],"45.8%,":[136],"37%":[138],"improvement":[139],"speed,":[141],"power,":[142],"standby":[144],"respectively,":[146],"VDD":[148],"=":[149],"1":[150],"V.":[151]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}