{"id":"https://openalex.org/W2168397038","doi":"https://doi.org/10.1109/jssc.2010.2048730","title":"Energy-Efficient Design Methodologies: High-Performance VLSI Adders","display_name":"Energy-Efficient Design Methodologies: High-Performance VLSI Adders","publication_year":2010,"publication_date":"2010-06-01","ids":{"openalex":"https://openalex.org/W2168397038","doi":"https://doi.org/10.1109/jssc.2010.2048730","mag":"2168397038"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2010.2048730","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2048730","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062361284","display_name":"B.R. Zeydel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210108451","display_name":"Palo Alto Networks (United States)","ror":"https://ror.org/01rn6rn86","country_code":"US","type":"company","lineage":["https://openalex.org/I4210108451"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bart R. Zeydel","raw_affiliation_strings":["Plato Networks, Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Plato Networks, Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210108451"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018877691","display_name":"Dursun Baran","orcid":"https://orcid.org/0000-0001-9277-3796"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dursun Baran","raw_affiliation_strings":["Erik Jonsson School of Engineering and Computer Science, University of Texas, Dallas, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Erik Jonsson School of Engineering and Computer Science, University of Texas, Dallas, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010898738","display_name":"Vojin G. Oklobdzija","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vojin G. Oklobdzija","raw_affiliation_strings":["Erik Jonsson School of Engineering and Computer Science, University of Texas, Dallas, Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Erik Jonsson School of Engineering and Computer Science, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.8253,"has_fulltext":false,"cited_by_count":63,"citation_normalized_percentile":{"value":0.93798474,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"45","issue":"6","first_page":"1220","last_page":"1233"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.898369312286377},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8421081304550171},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.691399872303009},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6190075874328613},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5790387392044067},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5680156946182251},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5650746822357178},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.5409342646598816},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5345375537872314},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4874263107776642},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.45592665672302246},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4481111466884613},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4422379732131958},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4240576922893524},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4040657877922058},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3429350256919861},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23634320497512817},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22215932607650757},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.21744835376739502},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21342375874519348},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09099516272544861}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.898369312286377},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8421081304550171},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.691399872303009},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6190075874328613},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5790387392044067},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5680156946182251},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5650746822357178},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.5409342646598816},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5345375537872314},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4874263107776642},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.45592665672302246},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4481111466884613},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4422379732131958},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4240576922893524},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4040657877922058},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3429350256919861},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23634320497512817},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22215932607650757},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.21744835376739502},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21342375874519348},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09099516272544861},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2010.2048730","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2048730","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.190.3022","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.190.3022","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.ucdavis.edu/%7Eacsel/Publications/Papers/energy_efficient_adders.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320330165","display_name":"Serbian Academy of Sciences and Arts","ror":"https://ror.org/05m1y4204"},{"id":"https://openalex.org/F4320332564","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W136034559","https://openalex.org/W196500522","https://openalex.org/W601470542","https://openalex.org/W1697757991","https://openalex.org/W1924196901","https://openalex.org/W1963965124","https://openalex.org/W1966686029","https://openalex.org/W1976039195","https://openalex.org/W2003020124","https://openalex.org/W2074224805","https://openalex.org/W2087645421","https://openalex.org/W2088115909","https://openalex.org/W2089413126","https://openalex.org/W2096648424","https://openalex.org/W2097414281","https://openalex.org/W2104733895","https://openalex.org/W2105246572","https://openalex.org/W2123381580","https://openalex.org/W2125810024","https://openalex.org/W2131647018","https://openalex.org/W2143462372","https://openalex.org/W2147847555","https://openalex.org/W2152473162","https://openalex.org/W2153677786","https://openalex.org/W2156359452","https://openalex.org/W2165475446","https://openalex.org/W2168543008","https://openalex.org/W2168848751","https://openalex.org/W2169468042","https://openalex.org/W2171825402","https://openalex.org/W2789135052","https://openalex.org/W6608091574","https://openalex.org/W6637542049"],"related_works":["https://openalex.org/W1488268497","https://openalex.org/W2809178110","https://openalex.org/W3135845221","https://openalex.org/W2168753134","https://openalex.org/W2046085480","https://openalex.org/W2914547607","https://openalex.org/W2186569296","https://openalex.org/W2181750486","https://openalex.org/W1601413435","https://openalex.org/W2182736733"],"abstract_inverted_index":{"Energy-efficient":[0],"design":[1,14,27],"requires":[2],"exploration":[3],"of":[4,64],"available":[5],"algorithms,":[6],"recurrence":[7],"structures,":[8],"energy":[9,90],"and":[10,18,38,55,88],"wire":[11],"tradeoffs,":[12],"circuit":[13,16],"techniques,":[15],"sizing":[17],"system":[19],"constraints.":[20],"In":[21],"this":[22],"paper,":[23],"methodology":[24],"for":[25],"energy-efficient":[26],"applied":[28],"to":[29,60,84],"64-bit":[30],"adders":[31],"implemented":[32],"with":[33],"static":[34],"CMOS,":[35],"dynamic":[36],"CMOS":[37,39],"compound":[40],"domino":[41],"logic":[42],"families,":[43],"is":[44],"presented.":[45],"We":[46],"also":[47],"examined":[48],"65":[49],"nm,":[50,52,54],"45":[51],"32":[53],"22":[56],"nm":[57],"technology":[58],"nodes":[59],"explore":[61],"the":[62,65],"applicability":[63],"results":[66],"in":[67],"deep":[68],"submicron":[69],"technologies.":[70],"By":[71],"applying":[72],"energy-delay":[73],"tradeoffs":[74],"on":[75],"various":[76],"levels,":[77],"we":[78],"developed":[79],"adder":[80],"topology":[81],"yielding":[82],"up":[83],"20%":[85],"performance":[86],"improvement":[87],"4.5\u00d7":[89],"reduction":[91],"over":[92],"existing":[93],"designs.":[94]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}