{"id":"https://openalex.org/W2122608448","doi":"https://doi.org/10.1109/jssc.2010.2048149","title":"A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing","display_name":"A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing","publication_year":2010,"publication_date":"2010-07-27","ids":{"openalex":"https://openalex.org/W2122608448","doi":"https://doi.org/10.1109/jssc.2010.2048149","mag":"2122608448"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2010.2048149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2048149","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023905268","display_name":"Davide Rossi","orcid":"https://orcid.org/0000-0002-0651-5393"},"institutions":[{"id":"https://openalex.org/I4210103492","display_name":"Advanced Computer System (Italy)","ror":"https://ror.org/018mrwd51","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210103492"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Rossi","raw_affiliation_strings":["Advanced Research Centre on Electronic Systems, Bologna, Italy","Adv. Res. Centre on Electron. Syst. (ARCES), Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Research Centre on Electronic Systems, Bologna, Italy","institution_ids":[]},{"raw_affiliation_string":"Adv. Res. Centre on Electron. Syst. (ARCES), Bologna, Italy","institution_ids":["https://openalex.org/I4210103492"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070004082","display_name":"Fabio Campi","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Fabio Campi","raw_affiliation_strings":["STMicroelectronics Technology Research and Development, Agrate-Brianza, Monza and Brianza, Italy","STMicroelectronics Technol. R&D, Agrate Brianza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics Technology Research and Development, Agrate-Brianza, Monza and Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectronics Technol. R&D, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040636999","display_name":"S. Spolzino","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Simone Spolzino","raw_affiliation_strings":["STMicroelectronics Technology Research and Development, Agrate-Brianza, Monza and Brianza, Italy","STMicroelectronics Technol. R&D, Agrate Brianza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics Technology Research and Development, Agrate-Brianza, Monza and Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectronics Technol. R&D, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007392445","display_name":"S. Pucillo","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Stefano Pucillo","raw_affiliation_strings":["STMicroelectronics Technology Research and Development, Agrate-Brianza, Monza and Brianza, Italy","STMicroelectronics Technol. R&D, Agrate Brianza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics Technology Research and Development, Agrate-Brianza, Monza and Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectronics Technol. R&D, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040667886","display_name":"R. Guerrieri","orcid":"https://orcid.org/0000-0002-8601-6884"},"institutions":[{"id":"https://openalex.org/I4210103492","display_name":"Advanced Computer System (Italy)","ror":"https://ror.org/018mrwd51","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210103492"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Roberto Guerrieri","raw_affiliation_strings":["Advanced Research Centre on Electronic Systems, Bologna, Italy","Adv. Res. Centre on Electron. Syst. (ARCES), Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Research Centre on Electronic Systems, Bologna, Italy","institution_ids":[]},{"raw_affiliation_string":"Adv. Res. Centre on Electron. Syst. (ARCES), Bologna, Italy","institution_ids":["https://openalex.org/I4210103492"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.0483,"has_fulltext":false,"cited_by_count":55,"citation_normalized_percentile":{"value":0.94330855,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"45","issue":"8","first_page":"1615","last_page":"1626"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7453757524490356},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.704580545425415},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6107673048973083},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6074880957603455},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5542977452278137},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.47607487440109253},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.4616715908050537},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4590446352958679},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45088234543800354},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43593060970306396},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34251701831817627},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.30075061321258545}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7453757524490356},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.704580545425415},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6107673048973083},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6074880957603455},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5542977452278137},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.47607487440109253},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.4616715908050537},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4590446352958679},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45088234543800354},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43593060970306396},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34251701831817627},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.30075061321258545},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2010.2048149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2048149","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:cris.unibo.it:11585/92609","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/92609","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W93334072","https://openalex.org/W106615953","https://openalex.org/W164693158","https://openalex.org/W1575732703","https://openalex.org/W1918928665","https://openalex.org/W1939615570","https://openalex.org/W1980832823","https://openalex.org/W1997179893","https://openalex.org/W2011900848","https://openalex.org/W2017503457","https://openalex.org/W2019053833","https://openalex.org/W2025787141","https://openalex.org/W2030922743","https://openalex.org/W2063306466","https://openalex.org/W2070392651","https://openalex.org/W2088028932","https://openalex.org/W2099832713","https://openalex.org/W2103033216","https://openalex.org/W2103807043","https://openalex.org/W2110526812","https://openalex.org/W2111036339","https://openalex.org/W2112786708","https://openalex.org/W2115611348","https://openalex.org/W2117099910","https://openalex.org/W2122992089","https://openalex.org/W2128992923","https://openalex.org/W2132296402","https://openalex.org/W2135050419","https://openalex.org/W2137570657","https://openalex.org/W2150243793","https://openalex.org/W2154761477","https://openalex.org/W2155503253","https://openalex.org/W2162901327","https://openalex.org/W2164387934","https://openalex.org/W2167240608","https://openalex.org/W2171843744","https://openalex.org/W2172212694","https://openalex.org/W2485222175","https://openalex.org/W2532998049","https://openalex.org/W2540500304","https://openalex.org/W3143533263","https://openalex.org/W3144014730","https://openalex.org/W3145237092","https://openalex.org/W4234479839","https://openalex.org/W4239100668","https://openalex.org/W4250486818"],"related_works":["https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W2002682434","https://openalex.org/W2137671689","https://openalex.org/W4387782849","https://openalex.org/W2113449380","https://openalex.org/W2012131147","https://openalex.org/W2157008728","https://openalex.org/W2092587530","https://openalex.org/W2016942572"],"abstract_inverted_index":{"This":[0,87],"paper":[1],"describes":[2],"a":[3,9,21,27,37,45,53,58,64,73,148,170,174],"System":[4],"on":[5,44],"Chip":[6],"implementation":[7],"of":[8,20,24,30,102,152],"reconfigurable":[10,32,67,121,165],"digital":[11],"signal":[12,104,166],"processor.":[13],"The":[14,50,123],"device":[15,190],"is":[16,77],"suitable":[17,120],"for":[18],"execution":[19],"wide":[22],"range":[23],"applications":[25,106],"exploiting":[26],"balanced":[28],"mix":[29],"heterogeneous":[31],"fabrics":[33],"merged":[34],"together":[35],"by":[36],"flexible":[38],"and":[39,63,84,99,146,163],"efficient":[40],"communication":[41],"infrastructure":[42],"based":[43],"64-bit":[46],"Network":[47],"On":[48],"Chip.":[49],"SoC":[51,79,124],"combines":[52],"fine":[54],"grain":[55,60,66],"embedded":[56],"FPGA,":[57],"mid":[59],"configurable":[61],"processor":[62,71,167],"coarse":[65],"array.":[68],"An":[69],"ARM":[70,109],"featuring":[72],"resident":[74],"operating":[75],"system":[76],"the":[78,91,95,108,118,131,159,164,183,189],"supervisor,":[80],"managing":[81],"communication,":[82],"synchronization":[83,98],"reconfiguration":[85],"mechanisms.":[86],"computational":[88,115,161],"model":[89,162],"enables":[90],"programmer":[92],"to":[93,117,157,193],"manage":[94],"high":[96],"level":[97],"global":[100],"data":[101],"complex":[103],"processing":[105],"through":[107],"processor,":[110],"while":[111],"allocating":[112],"most":[113,119],"critical":[114],"kernels":[116],"engines.":[122],"has":[125,147],"been":[126],"fabricated":[127],"in":[128,169,182],"90-nm":[129],"technology,":[130],"die":[132],"area":[133],"being":[134],"110":[135],"mm":[136],"<sup":[137],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[138],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[139],";":[140],"it":[141],"integrates":[142],"97":[143],"million":[144],"transistors":[145],"peak":[149],"power":[150],"consumption":[151],"2.5":[153],"W.":[154,199],"In":[155],"order":[156],"demonstrate":[158],"proposed":[160],"capabilities":[168],"real":[171],"test":[172],"case,":[173],"video":[175],"surveillance":[176],"motion":[177],"detection":[178],"application":[179],"was":[180],"implemented":[181],"SoC.":[184],"When":[185],"running":[186],"this":[187],"application,":[188],"proved":[191],"able":[192],"deliver":[194],"120":[195],"GOPS":[196],"dissipating":[197],"1.45":[198]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}
