{"id":"https://openalex.org/W2170314462","doi":"https://doi.org/10.1109/jssc.2010.2042250","title":"A Phase-Selecting Digital Phase-Locked Loop With Bandwidth Tracking in 65-nm CMOS Technology","display_name":"A Phase-Selecting Digital Phase-Locked Loop With Bandwidth Tracking in 65-nm CMOS Technology","publication_year":2010,"publication_date":"2010-03-24","ids":{"openalex":"https://openalex.org/W2170314462","doi":"https://doi.org/10.1109/jssc.2010.2042250","mag":"2170314462"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2010.2042250","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2042250","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070203042","display_name":"Ping-Hsuan Hsieh","orcid":"https://orcid.org/0000-0003-4244-3558"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ping-Hsuan Hsieh","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080040696","display_name":"Jay Maxey","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jay Maxey","raw_affiliation_strings":["Texas Instruments, Inc., Dallas, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088500459","display_name":"Chih-Kong Ken Yang","orcid":"https://orcid.org/0000-0002-2993-7724"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chih-Kong Ken Yang","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0598,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.88325323,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"45","issue":"4","first_page":"781","last_page":"792"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.8697190284729004},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8074744343757629},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.7103944420814514},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6662887930870056},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.6386657953262329},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5089089870452881},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.46136751770973206},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4209338426589966},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3565835952758789},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2767319679260254},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27597159147262573},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.26252859830856323},{"id":"https://openalex.org/keywords/variable-frequency-oscillator","display_name":"Variable-frequency oscillator","score":0.19150879979133606},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14320093393325806}],"concepts":[{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.8697190284729004},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8074744343757629},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.7103944420814514},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6662887930870056},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.6386657953262329},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5089089870452881},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.46136751770973206},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4209338426589966},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3565835952758789},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2767319679260254},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27597159147262573},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.26252859830856323},{"id":"https://openalex.org/C120164764","wikidata":"https://www.wikidata.org/wiki/Q705396","display_name":"Variable-frequency oscillator","level":4,"score":0.19150879979133606},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14320093393325806},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2010.2042250","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2042250","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332502","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":53,"referenced_works":["https://openalex.org/W1501372216","https://openalex.org/W1524089215","https://openalex.org/W1544882865","https://openalex.org/W1552193912","https://openalex.org/W1558242838","https://openalex.org/W1560028049","https://openalex.org/W1587896736","https://openalex.org/W1972734901","https://openalex.org/W2005444793","https://openalex.org/W2007981967","https://openalex.org/W2011931115","https://openalex.org/W2030871918","https://openalex.org/W2038027628","https://openalex.org/W2040664936","https://openalex.org/W2059166966","https://openalex.org/W2067333289","https://openalex.org/W2075316336","https://openalex.org/W2087876805","https://openalex.org/W2101513533","https://openalex.org/W2107982327","https://openalex.org/W2108185796","https://openalex.org/W2114953806","https://openalex.org/W2122977511","https://openalex.org/W2128804331","https://openalex.org/W2132876868","https://openalex.org/W2136329023","https://openalex.org/W2137120286","https://openalex.org/W2143645323","https://openalex.org/W2148375888","https://openalex.org/W2150083820","https://openalex.org/W2150220373","https://openalex.org/W2150783292","https://openalex.org/W2156812293","https://openalex.org/W2161250182","https://openalex.org/W2161331676","https://openalex.org/W2163630970","https://openalex.org/W2164505388","https://openalex.org/W2166268103","https://openalex.org/W2169618112","https://openalex.org/W2170567617","https://openalex.org/W2171528701","https://openalex.org/W2172440946","https://openalex.org/W2177833654","https://openalex.org/W2258919270","https://openalex.org/W2303012689","https://openalex.org/W2306738904","https://openalex.org/W2788981050","https://openalex.org/W3142075743","https://openalex.org/W6643546249","https://openalex.org/W6658145082","https://openalex.org/W6660658600","https://openalex.org/W6679169409","https://openalex.org/W6685151406"],"related_works":["https://openalex.org/W2380467267","https://openalex.org/W1980525453","https://openalex.org/W2325206724","https://openalex.org/W2043945969","https://openalex.org/W2103754166","https://openalex.org/W2058003010","https://openalex.org/W1994059163","https://openalex.org/W2059960378","https://openalex.org/W4312667005","https://openalex.org/W2170314462"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,78,99],"digital":[4,15],"phase-locked":[5],"loop":[6,91],"(DPLL)":[7],"used":[8],"for":[9],"GHz":[10,76],"clock":[11],"generation":[12],"in":[13,43,77],"large":[14],"systems":[16],"with":[17,98,113],">100\u00d7":[18],"range":[19,60,106],"of":[20,89,102,116],"operating":[21],"frequency.":[22],"The":[23],"DPLL":[24,68],"uses":[25,39],"phase":[26,48],"selection":[27],"and":[28,46,86],"interpolation":[29],"as":[30],"the":[31,44,47,58,67,87,90],"digital-controlled":[32],"oscillator":[33],"(DCO).":[34],"A":[35],"bandwidth-tracking":[36],"technique":[37],"that":[38,66],"replica":[40],"delay":[41],"cells":[42],"DCO":[45],"detector":[49],"(PD)":[50],"is":[51],"introduced":[52],"to":[53,74,93,110],"enable":[54],"stable":[55],"operation":[56],"across":[57],"frequency":[59,72,95,105,115],"without":[61],"calibration.":[62],"Measurement":[63],"results":[64],"show":[65],"achieves":[69],"an":[70],"output":[71],"up":[73],"1.8":[75],"65-nm":[79],"CMOS":[80],"technology.":[81],"Nearly":[82],"constant":[83],"damping":[84],"factor":[85],"tracking":[88],"bandwidth":[92],"reference":[94,104],"are":[96],"shown":[97],"dynamic":[100],"sweep":[101],"8\u00d7":[103],"(from":[107],"28":[108],"MHz":[109,112],"225":[111],"core":[114],"3.6":[117],"GHz).":[118]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}