{"id":"https://openalex.org/W2122149782","doi":"https://doi.org/10.1109/jssc.2010.2042246","title":"Design of a 79 dB 80 MHz 8X-OSR Hybrid Delta-Sigma/Pipelined ADC","display_name":"Design of a 79 dB 80 MHz 8X-OSR Hybrid Delta-Sigma/Pipelined ADC","publication_year":2010,"publication_date":"2010-03-24","ids":{"openalex":"https://openalex.org/W2122149782","doi":"https://doi.org/10.1109/jssc.2010.2042246","mag":"2122149782"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2010.2042246","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2042246","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006859738","display_name":"Omid Rajaee","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Omid Rajaee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","[Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA]","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063619997","display_name":"Tawfiq Musah","orcid":"https://orcid.org/0000-0002-6703-9490"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tawfiq Musah","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","[Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA]","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071432833","display_name":"Nima Maghari","orcid":"https://orcid.org/0000-0002-9168-5142"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nima Maghari","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","[Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA]","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047494413","display_name":"Seiji Takeuchi","orcid":"https://orcid.org/0000-0001-9254-7174"},"institutions":[{"id":"https://openalex.org/I4210102907","display_name":"Asahi Kasei (Japan)","ror":"https://ror.org/018wp0236","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210102907"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Seiji Takeuchi","raw_affiliation_strings":["Asahi Kasei MicroSystem Company Limited, Atsugi, Kanagawa, Japan","Asahi Kasei Microsyst., Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Asahi Kasei MicroSystem Company Limited, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210102907"]},{"raw_affiliation_string":"Asahi Kasei Microsyst., Atsugi, Japan","institution_ids":["https://openalex.org/I4210102907"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070032888","display_name":"Mitsuru Aniya","orcid":null},"institutions":[{"id":"https://openalex.org/I4210102907","display_name":"Asahi Kasei (Japan)","ror":"https://ror.org/018wp0236","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210102907"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mitsuru Aniya","raw_affiliation_strings":["Asahi Kasei MicroSystem Company Limited, Atsugi, Kanagawa, Japan","Asahi Kasei Microsyst., Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Asahi Kasei MicroSystem Company Limited, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210102907"]},{"raw_affiliation_string":"Asahi Kasei Microsyst., Atsugi, Japan","institution_ids":["https://openalex.org/I4210102907"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018272165","display_name":"Koichi Hamashita","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]},{"id":"https://openalex.org/I4210102907","display_name":"Asahi Kasei (Japan)","ror":"https://ror.org/018wp0236","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210102907"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Koichi Hamashita","raw_affiliation_strings":["Asahi Kasei MicroSystem Company Limited, Atsugi, Kanagawa, Japan","Oregon State University, Corvallis, United States"],"affiliations":[{"raw_affiliation_string":"Asahi Kasei MicroSystem Company Limited, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210102907"]},{"raw_affiliation_string":"Oregon State University, Corvallis, United States","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005450048","display_name":"Un-Ku Moon","orcid":"https://orcid.org/0000-0003-1948-057X"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Un-Ku Moon","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","[Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA]","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5006859738"],"corresponding_institution_ids":["https://openalex.org/I131249849"],"apc_list":null,"apc_paid":null,"fwci":5.0672,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.9557749,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"45","issue":"4","first_page":"719","last_page":"730"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.9174792766571045},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.8454892635345459},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.6677151918411255},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.6152465343475342},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.6147611141204834},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.552060067653656},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5507501363754272},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.49084216356277466},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.4655531048774719},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4562460482120514},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4529411792755127},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.44465333223342896},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4163370430469513},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3364611566066742},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21453243494033813},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11757421493530273}],"concepts":[{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.9174792766571045},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.8454892635345459},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.6677151918411255},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.6152465343475342},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.6147611141204834},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.552060067653656},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5507501363754272},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.49084216356277466},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.4655531048774719},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4562460482120514},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4529411792755127},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.44465333223342896},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4163370430469513},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3364611566066742},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21453243494033813},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11757421493530273},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2010.2042246","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2042246","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W605564925","https://openalex.org/W1503121814","https://openalex.org/W1509148781","https://openalex.org/W1529585780","https://openalex.org/W1602282536","https://openalex.org/W1878086925","https://openalex.org/W1923776259","https://openalex.org/W1983491053","https://openalex.org/W2006397687","https://openalex.org/W2039229461","https://openalex.org/W2093123829","https://openalex.org/W2097638226","https://openalex.org/W2122149782","https://openalex.org/W2128664218","https://openalex.org/W2133033437","https://openalex.org/W2154621839","https://openalex.org/W2159575622","https://openalex.org/W2166948256","https://openalex.org/W2171571950","https://openalex.org/W2175923668","https://openalex.org/W2186219942","https://openalex.org/W2291681534","https://openalex.org/W2543745789","https://openalex.org/W4301627548","https://openalex.org/W6679243698","https://openalex.org/W6729577377"],"related_works":["https://openalex.org/W2157118673","https://openalex.org/W2421111280","https://openalex.org/W2170102475","https://openalex.org/W2601368767","https://openalex.org/W1517311599","https://openalex.org/W2108164987","https://openalex.org/W2116992382","https://openalex.org/W2129293548","https://openalex.org/W2019979739","https://openalex.org/W2542642610"],"abstract_inverted_index":{"A":[0],"hybrid":[1],"delta-sigma/pipelined":[2],"modulator":[3,11,49],"is":[4,79],"presented":[5],"in":[6,56,81],"this":[7,108],"paper.":[8],"The":[9,48,76],"proposed":[10],"takes":[12],"advantage":[13],"of":[14,30,42,53,96,107],"the":[15,26,43,54,57,101],"high":[16],"resolution":[17],"and":[18,22,39,73,92,105,114],"distributed":[19],"pipelined":[20,58],"quantization,":[21],"combines":[23],"it":[24],"with":[25],"noise":[27,62],"shaping":[28],"property":[29],"a":[31,35,82],"delta-sigma":[32],"modulator.":[33],"As":[34],"result,":[36],"gain,":[37],"swing,":[38],"slew":[40],"requirements":[41],"integrators":[44],"are":[45,111],"significantly":[46],"reduced.":[47],"also":[50],"makes":[51],"use":[52],"latency":[55],"quantization":[59],"to":[60,67],"enhance":[61],"shaping.":[63],"These":[64],"advantages":[65],"lead":[66],"less":[68],"power":[69],"dissipation,":[70],"increased":[71],"stability,":[72],"higher":[74],"resolution.":[75],"prototype":[77,109],"chip":[78],"implemented":[80],"0.18":[83],"\u00bfm":[84],"CMOS":[85],"process.":[86],"With":[87],"an":[88,93],"80":[89],"MHz":[90,99],"clock,":[91],"oversampling":[94],"ratio":[95],"8":[97],"(5":[98],"bandwidth),":[100],"measured":[102],"dynamic":[103],"range":[104],"SNDR":[106],"IC":[110],"79":[112],"dB":[113],"75.4":[115],"dB.":[116]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":12}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}