{"id":"https://openalex.org/W2142626251","doi":"https://doi.org/10.1109/jssc.2010.2040117","title":"A 21-Gb/s 87-mW Transceiver With FFE/DFE/Analog Equalizer in 65-nm CMOS Technology","display_name":"A 21-Gb/s 87-mW Transceiver With FFE/DFE/Analog Equalizer in 65-nm CMOS Technology","publication_year":2010,"publication_date":"2010-03-24","ids":{"openalex":"https://openalex.org/W2142626251","doi":"https://doi.org/10.1109/jssc.2010.2040117","mag":"2142626251"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2010.2040117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2040117","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009651270","display_name":"Huaide Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Huaide Wang","raw_affiliation_strings":["Electrical Engineering Department, National Taiwan University, Taipei, Taiwan","[Electr. Eng. Dept., Nat. Taiwan Univ., Taipei, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[Electr. Eng. Dept., Nat. Taiwan Univ., Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029840448","display_name":"Jri Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jri Lee","raw_affiliation_strings":["Electrical Engineering Department, National Taiwan University, Taipei, Taiwan","[Electr. Eng. Dept., Nat. Taiwan Univ., Taipei, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[Electr. Eng. Dept., Nat. Taiwan Univ., Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":7.6348,"has_fulltext":false,"cited_by_count":112,"citation_normalized_percentile":{"value":0.97468741,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":"45","issue":"4","first_page":"909","last_page":"920"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.9074850678443909},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8259308338165283},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.7819584608078003},{"id":"https://openalex.org/keywords/backplane","display_name":"Backplane","score":0.6053600907325745},{"id":"https://openalex.org/keywords/equalizer","display_name":"Equalizer","score":0.6002700328826904},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.561331033706665},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5403855443000793},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5391031503677368},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5209264159202576},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4493647813796997},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.4290927052497864},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.37923067808151245},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.3334648609161377},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31426650285720825},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2864208221435547},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2677098512649536},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.11697036027908325}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.9074850678443909},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8259308338165283},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.7819584608078003},{"id":"https://openalex.org/C134256836","wikidata":"https://www.wikidata.org/wiki/Q545913","display_name":"Backplane","level":2,"score":0.6053600907325745},{"id":"https://openalex.org/C67545415","wikidata":"https://www.wikidata.org/wiki/Q5384218","display_name":"Equalizer","level":3,"score":0.6002700328826904},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.561331033706665},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5403855443000793},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5391031503677368},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5209264159202576},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4493647813796997},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.4290927052497864},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.37923067808151245},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.3334648609161377},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31426650285720825},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2864208221435547},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2677098512649536},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.11697036027908325}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2010.2040117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2010.2040117","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1513043666","https://openalex.org/W1541491109","https://openalex.org/W1550000977","https://openalex.org/W1553853024","https://openalex.org/W1560401334","https://openalex.org/W1564480422","https://openalex.org/W1989916748","https://openalex.org/W2008242847","https://openalex.org/W2050629397","https://openalex.org/W2083416522","https://openalex.org/W2101048469","https://openalex.org/W2109953457","https://openalex.org/W2110934817","https://openalex.org/W2112987017","https://openalex.org/W2125378638","https://openalex.org/W2131042853","https://openalex.org/W2138968072","https://openalex.org/W2142698693","https://openalex.org/W2145923236","https://openalex.org/W2150817640","https://openalex.org/W2155340028","https://openalex.org/W2164893802","https://openalex.org/W2167891824","https://openalex.org/W2179481090","https://openalex.org/W3037930136","https://openalex.org/W6633025579","https://openalex.org/W6676543648","https://openalex.org/W6676588508","https://openalex.org/W6678794060","https://openalex.org/W6681522494"],"related_works":["https://openalex.org/W2567395303","https://openalex.org/W2164893802","https://openalex.org/W1982606279","https://openalex.org/W1550000977","https://openalex.org/W2548870847","https://openalex.org/W1592302405","https://openalex.org/W1977084194","https://openalex.org/W2145589741","https://openalex.org/W2941594049","https://openalex.org/W2141761864"],"abstract_inverted_index":{"A":[0],"21-Gb/s":[1,73],"backplane":[2],"transceiver":[3,64],"has":[4],"been":[5],"presented.":[6],"The":[7,21,36],"transmitter":[8],"incorporates":[9],"half-rate":[10],"topology":[11],"with":[12],"purely":[13],"digital":[14],"blocks":[15],"to":[16,32],"substantially":[17],"reduce":[18],"power":[19],"consumption.":[20],"receiver":[22],"employs":[23],"analog":[24],"and":[25,43,53,69],"decision-feedback":[26,38],"equalizers":[27],"in":[28,60],"a":[29,87],"full-rate":[30],"structure":[31],"avoid":[33],"complicated":[34],"structure.":[35],"one-tap":[37],"equalizer":[39],"merges":[40],"the":[41,44,47,50,56,63],"summer":[42],"slicer":[45],"into":[46],"flipflop,":[48],"shortening":[49],"feedback":[51],"path":[52],"speeding":[54],"up":[55],"operation":[57],"considerably.":[58],"Fabricated":[59],"65-nm":[61],"CMOS,":[62],"(excluding":[65],"clock":[66],"generating":[67],"PLL":[68],"CDR":[70],"circuits)":[71],"delivers":[72],"data":[74],"(231-":[75],"1":[76],"PRBS)":[77],"over":[78],"40-cm":[79],"FR4":[80],"channel":[81],"while":[82],"consuming":[83],"87":[84],"mW":[85],"from":[86],"1.2-V":[88],"supply.":[89]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":10},{"year":2015,"cited_by_count":13},{"year":2014,"cited_by_count":11},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":7}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}