{"id":"https://openalex.org/W2107103004","doi":"https://doi.org/10.1109/jssc.2009.2036764","title":"Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold Operation","display_name":"Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold Operation","publication_year":2010,"publication_date":"2010-02-01","ids":{"openalex":"https://openalex.org/W2107103004","doi":"https://doi.org/10.1109/jssc.2009.2036764","mag":"2107103004"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2009.2036764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2009.2036764","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045028723","display_name":"Ik\u2010Joon Chang","orcid":"https://orcid.org/0000-0002-8871-8695"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ik Joon Chang","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068099554","display_name":"Sang Phill Park","orcid":"https://orcid.org/0000-0002-2951-8474"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sang Phill Park","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0000-0002-0735-9695"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":8.5333,"has_fulltext":false,"cited_by_count":84,"citation_normalized_percentile":{"value":0.97940075,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":100},"biblio":{"volume":"45","issue":"2","first_page":"401","last_page":"410"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/handshaking","display_name":"Handshaking","score":0.8082246780395508},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6579411625862122},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.6389102935791016},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5845634937286377},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5649305582046509},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5039138197898865},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4821329116821289},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4712883532047272},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.46219402551651},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.4473400413990021},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3937041461467743},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28688496351242065},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2339647114276886},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22464808821678162},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.21117860078811646},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2063998281955719},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.12672606110572815},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10780352354049683},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.09093084931373596}],"concepts":[{"id":"https://openalex.org/C58861099","wikidata":"https://www.wikidata.org/wiki/Q548838","display_name":"Handshaking","level":2,"score":0.8082246780395508},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6579411625862122},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.6389102935791016},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5845634937286377},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5649305582046509},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5039138197898865},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4821329116821289},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4712883532047272},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.46219402551651},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4473400413990021},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3937041461467743},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28688496351242065},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2339647114276886},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22464808821678162},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.21117860078811646},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2063998281955719},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.12672606110572815},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10780352354049683},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.09093084931373596},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2009.2036764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2009.2036764","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309321","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1543643719","https://openalex.org/W1661368752","https://openalex.org/W1914756422","https://openalex.org/W1949737515","https://openalex.org/W2017216250","https://openalex.org/W2034182926","https://openalex.org/W2078755136","https://openalex.org/W2104208957","https://openalex.org/W2108964809","https://openalex.org/W2114131053","https://openalex.org/W2122309939","https://openalex.org/W2133256259","https://openalex.org/W2141718959","https://openalex.org/W2158463352","https://openalex.org/W2161331676","https://openalex.org/W2161380844","https://openalex.org/W3143002681","https://openalex.org/W4243164749","https://openalex.org/W6812766823"],"related_works":["https://openalex.org/W364924225","https://openalex.org/W1993985975","https://openalex.org/W2093992207","https://openalex.org/W2384756109","https://openalex.org/W4312516786","https://openalex.org/W2617270062","https://openalex.org/W2146502274","https://openalex.org/W2142104465","https://openalex.org/W847004690","https://openalex.org/W2084594681"],"abstract_inverted_index":{"Supply":[0],"voltage":[1],"scaling":[2],"is":[3,33,46,97,161],"one":[4],"of":[5,51,63,136,177,195,202,222,240,260],"the":[6,70,75,106,109,151,205,223,248,261,273],"easiest":[7],"ways":[8],"to":[9,23,36,59,99,121,132,163,168,192,214],"reduce":[10],"energy":[11,27,57,65,72,80,175,211,258],"dissipation.":[12,28],"Therefore,":[13],"researchers":[14],"have":[15],"considered":[16],"subthreshold":[17,40,68,126,220],"logic":[18,138],"as":[19,105],"a":[20,60],"promising":[21],"option":[22],"achieve":[24],"ultra":[25],"low":[26],"However,":[29],"circuit":[30],"propagation":[31],"delay":[32,44,77,194,197],"extremely":[34],"sensitive":[35],"PVT":[37],"variations":[38,88],"under":[39],"operation.":[41,127],"Hence,":[42],"large":[43,91],"margin":[45,78],"required":[47,76],"for":[48,74,145],"successful":[49],"operation":[50,221],"conventional":[52],"synchronous":[53,169,216],"designs.":[54,170],"Since":[55,150],"leakage":[56,71,189],"contributes":[58],"substantial":[61],"portion":[62],"total":[64],"dissipation":[66,176],"in":[67,90,125,184,233],"operation,":[69],"dissipated":[73],"degrades":[79],"efficiency":[81],"significantly.":[82],"In":[83,113],"addition,":[84],"even":[85],"small":[86],"intra-die":[87],"result":[89],"clock":[92,158],"skew":[93],"and":[94,108,140,182,199,242,272],"hence,":[95],"it":[96,160],"difficult":[98],"efficiently":[100],"handle":[101,164],"timing":[102,165],"issues":[103],"such":[104],"setup":[107],"hold":[110],"time":[111,201],"violations.":[112],"this":[114],"work,":[115],"we":[116,227],"explore":[117],"asynchronous":[118,207],"design":[119,153,179,208,225,249],"approach":[120,154],"address":[122],"these":[123],"challenges":[124],"We":[128,171,255],"employ":[129],"critical-path":[130,196],"replica":[131],"generate":[133],"completion":[134],"signals":[135,245],"combinational":[137],"blocks":[139],"use":[141],"classical":[142],"four-phase":[143,203],"handshaking":[144,241],"communication":[146],"between":[147],"pipeline":[148],"flip-flops.":[149],"proposed":[152,206,224],"uses":[155],"only":[156],"local":[157],"buffers,":[159],"easier":[162],"problems":[166],"compared":[167,172,213],"iso-yield":[173],"minimum":[174],"two":[178],"approaches":[180],"(synchronous":[181],"asynchronous)":[183],"an":[185,229],"inverter":[186],"chain.":[187],"Despite":[188],"overhead":[190],"due":[191],"pad":[193],"line":[198],"?return-to-zero?":[200],"handshaking,":[204],"shows":[209],"71%":[210],"savings":[212],"its":[215],"counterpart.":[217],"To":[218],"demonstrate":[219],"approach,":[226],"fabricated":[228],"8-tap":[230],"FIR":[231,262],"filter":[232,263],"90":[234],"nm":[235],"CMOS.":[236],"Measured":[237],"oscilloscope":[238],"plots":[239],"output":[243],"bus":[244],"show":[246],"that":[247],"operates":[250],"successfully":[251],"below":[252],"300":[253],"mV.":[254],"also":[256],"measured":[257],"consumption":[259],"from":[264],"19":[265],"test":[266],"chips-the":[267],"average":[268],"was":[269,276],"4.64":[270],"pJ":[271],"standard":[274],"deviation":[275],"0.3526":[277],"pJ.":[278]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":13},{"year":2012,"cited_by_count":8}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}