{"id":"https://openalex.org/W2133619457","doi":"https://doi.org/10.1109/jssc.2009.2020230","title":"A Robust High Speed Serial PHY Architecture With Feed-Forward Correction Clock and Data Recovery","display_name":"A Robust High Speed Serial PHY Architecture With Feed-Forward Correction Clock and Data Recovery","publication_year":2009,"publication_date":"2009-06-25","ids":{"openalex":"https://openalex.org/W2133619457","doi":"https://doi.org/10.1109/jssc.2009.2020230","mag":"2133619457"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2009.2020230","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2009.2020230","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008498921","display_name":"William Redman-White","orcid":null},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"William Redman-White","raw_affiliation_strings":["NXP Semiconductors Research, Southampton, UK","University of Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Southampton, UK","institution_ids":[]},{"raw_affiliation_string":"University of Southampton, UK","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033181676","display_name":"Martin Bugbee","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Martin Bugbee","raw_affiliation_strings":["NXP Semiconductors Research, Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Southampton, UK","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057520440","display_name":"S. Dobbs","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Steve Dobbs","raw_affiliation_strings":["NXP Semiconductors Research, Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Southampton, UK","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030972974","display_name":"Xin\u2010Yan Wu","orcid":"https://orcid.org/0000-0002-6942-7067"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xinyan Wu","raw_affiliation_strings":["NXP Semiconductors Research, Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Southampton, UK","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023066194","display_name":"Richard Balmford","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Richard Balmford","raw_affiliation_strings":["NXP Semiconductors Research, Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Southampton, UK","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047544031","display_name":"Jonah Nuttgens","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jonah Nuttgens","raw_affiliation_strings":["NXP Semiconductors Research, Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Southampton, UK","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031624044","display_name":"U. Kiani","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Umer Salim Kiani","raw_affiliation_strings":["NXP Semiconductors Research, Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Southampton, UK","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078889471","display_name":"Richard G. Clegg","orcid":"https://orcid.org/0000-0001-7241-6679"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Richard Clegg","raw_affiliation_strings":["NXP Semiconductors Research, Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Southampton, UK","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069433605","display_name":"Gerrit W. den Besten","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Gerrit W. den Besten","raw_affiliation_strings":["NXP Semiconductors Research, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5279,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.73384438,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"44","issue":"7","first_page":"1914","last_page":"1926"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8735243082046509},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.789672315120697},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7826394438743591},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6301994323730469},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.5896549820899963},{"id":"https://openalex.org/keywords/phy","display_name":"PHY","score":0.5845379829406738},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5729808807373047},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.5035805106163025},{"id":"https://openalex.org/keywords/usb","display_name":"USB","score":0.47629109025001526},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.43822166323661804},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.437951922416687},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43415719270706177},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4334256649017334},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2400812804698944},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17788967490196228},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10137388110160828},{"id":"https://openalex.org/keywords/physical-layer","display_name":"Physical layer","score":0.09377017617225647},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.08782148361206055}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8735243082046509},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.789672315120697},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7826394438743591},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6301994323730469},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.5896549820899963},{"id":"https://openalex.org/C41918916","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"PHY","level":4,"score":0.5845379829406738},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5729808807373047},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.5035805106163025},{"id":"https://openalex.org/C507366226","wikidata":"https://www.wikidata.org/wiki/Q42378","display_name":"USB","level":3,"score":0.47629109025001526},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.43822166323661804},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.437951922416687},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43415719270706177},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4334256649017334},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2400812804698944},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17788967490196228},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10137388110160828},{"id":"https://openalex.org/C19247436","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"Physical layer","level":3,"score":0.09377017617225647},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.08782148361206055},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/jssc.2009.2020230","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2009.2020230","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:eprints.soton.ac.uk:259242","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306401019","display_name":"ePrints Soton (University of Southampton)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I43439940","host_organization_name":"University of Southampton","host_organization_lineage":["https://openalex.org/I43439940"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Article"},{"id":"pmh:oai:eprints.ucl.ac.uk.OAI2:1534209","is_oa":false,"landing_page_url":"http://discovery.ucl.ac.uk/1534209/","pdf_url":null,"source":{"id":"https://openalex.org/S4306400024","display_name":"UCL Discovery (University College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45129253","host_organization_name":"University College London","host_organization_lineage":["https://openalex.org/I45129253"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Journal of Solid-State Circuits , 44 (7) pp. 1914-1926. (2009)","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W102501479","https://openalex.org/W1538612375","https://openalex.org/W1559768936","https://openalex.org/W1602813146","https://openalex.org/W1988315752","https://openalex.org/W2056021806","https://openalex.org/W2124354408","https://openalex.org/W2891044306"],"related_works":["https://openalex.org/W2032281760","https://openalex.org/W2043253188","https://openalex.org/W2153123737","https://openalex.org/W1582443377","https://openalex.org/W3177264401","https://openalex.org/W2127305782","https://openalex.org/W1897666724","https://openalex.org/W2202808805","https://openalex.org/W1968517921","https://openalex.org/W2005399701"],"abstract_inverted_index":{"<para":[0],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[1],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[2],"This":[3],"paper":[4],"describes":[5],"a":[6,37,56,108],"robust":[7],"architecture":[8],"for":[9,14,120,127],"high":[10],"speed":[11],"serial":[12],"links":[13],"embedded":[15],"SoC":[16],"applications,":[17],"implemented":[18,68],"to":[19,49,51,143,147],"satisfy":[20],"the":[21,32,86,118,121,128,135,141,151],"1.5":[22],"Gb/s":[23,26],"and":[24,46,88,97,146,169],"3":[25],"Serial-ATA":[27],"PHY":[28],"standards.":[29],"To":[30],"meet":[31],"primary":[33],"design":[34,155],"requirements":[35,119],"of":[36,43,58,75],"sub-system":[38],"that":[39,95,134],"is":[40,47,114],"very":[41],"tolerant":[42],"device":[44],"variability":[45],"easy":[48],"port":[50],"smaller":[52],"nanometre":[53],"CMOS":[54,71,168],"technologies,":[55],"minimum":[57],"precision":[59],"analog":[60,122,152],"functions":[61,66],"are":[62,67,101],"used.":[63],"All":[64],"digital":[65],"in":[69,91,150,165],"rail-to-rail":[70],"with":[72,107],"maximum":[73],"use":[74],"synthesized":[76],"library":[77],"cells.":[78],"A":[79,103],"single":[80],"fixed":[81],"frequency":[82],"low-jitter":[83],"PLL":[84],"serves":[85],"transmit":[87],"receive":[89],"paths":[90],"both":[92],"modes":[93],"so":[94],"tracking":[96],"lock":[98],"time":[99],"issues":[100],"eliminated.":[102],"new":[104],"oversampling":[105],"CDR":[106],"simple":[109],"feed-forward":[110],"error":[111,136],"correction":[112],"scheme":[113],"proposed":[115],"which":[116],"relaxes":[117],"front-end":[123],"as":[124,126],"well":[125],"received":[129],"signal":[130],"quality.":[131],"Measurements":[132],"show":[133],"corrector":[137],"can":[138],"almost":[139],"double":[140],"tolerance":[142],"incoming":[144],"jitter":[145],"DC":[148],"offsets":[149],"front-end.":[153],"The":[154],"occupies":[156],"less":[157],"than":[158],"0.4":[159],"<formula":[160],"formulatype=\"inline\"><tex":[161],"Notation=\"TeX\">${\\hbox":[162],"{mm}}":[163],"^{2}$</tex></formula>":[164],"90":[166],"nm":[167],"consumes":[170],"75":[171],"mW.":[172],"</para>":[173]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}