{"id":"https://openalex.org/W2131061470","doi":"https://doi.org/10.1109/jssc.2009.2017973","title":"A Fully Integrated 0.13-$\\mu$m CMOS 40-Gb/s Serial Link Transceiver","display_name":"A Fully Integrated 0.13-$\\mu$m CMOS 40-Gb/s Serial Link Transceiver","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2131061470","doi":"https://doi.org/10.1109/jssc.2009.2017973","mag":"2131061470"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2009.2017973","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2009.2017973","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073588199","display_name":"Kim Jeong-Kyoum","orcid":"https://orcid.org/0000-0002-9489-2067"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]},{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]},{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["KR","US"],"is_corresponding":true,"raw_author_name":"Jeong-Kyoum Kim","raw_affiliation_strings":["Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","Rambus, Inc., Los Altos, CA, USA","School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Rambus, Inc., Los Altos, CA, USA","institution_ids":["https://openalex.org/I4210095722"]},{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015393579","display_name":"Jaeha Kim","orcid":"https://orcid.org/0000-0003-2237-3134"},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]},{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]},{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"Jaeha Kim","raw_affiliation_strings":["Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","Rambus, Inc., Los Altos, CA, USA","School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Rambus, Inc., Los Altos, CA, USA","institution_ids":["https://openalex.org/I4210095722"]},{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038870323","display_name":"Gyudong Kim","orcid":"https://orcid.org/0000-0002-4894-951X"},"institutions":[{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gyudong Kim","raw_affiliation_strings":["Silicon Image, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Silicon Image, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I93085520"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008010401","display_name":"Deog\u2010Kyoon Jeong","orcid":"https://orcid.org/0000-0003-0436-703X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Deog-Kyoon Jeong","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073588199"],"corresponding_institution_ids":["https://openalex.org/I139264467","https://openalex.org/I4210095722","https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":3.2898,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":{"value":0.92317677,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"44","issue":"5","first_page":"1510","last_page":"1521"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6787188649177551},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.6643348932266235},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.6020316481590271},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.5978580713272095},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.572996973991394},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4546835422515869},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.45441731810569763},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4512256681919098},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3675520420074463},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.21543100476264954},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16278603672981262},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15351220965385437},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.14219680428504944}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6787188649177551},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.6643348932266235},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.6020316481590271},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.5978580713272095},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.572996973991394},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4546835422515869},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.45441731810569763},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4512256681919098},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3675520420074463},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.21543100476264954},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16278603672981262},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15351220965385437},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.14219680428504944}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2009.2017973","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2009.2017973","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":45,"referenced_works":["https://openalex.org/W1481640267","https://openalex.org/W1494885616","https://openalex.org/W1559768936","https://openalex.org/W1969699488","https://openalex.org/W1972156538","https://openalex.org/W1988315752","https://openalex.org/W2007670774","https://openalex.org/W2007905475","https://openalex.org/W2014446098","https://openalex.org/W2016598672","https://openalex.org/W2022692784","https://openalex.org/W2036966994","https://openalex.org/W2076935827","https://openalex.org/W2090026676","https://openalex.org/W2105317509","https://openalex.org/W2105696031","https://openalex.org/W2110934817","https://openalex.org/W2111179666","https://openalex.org/W2115623896","https://openalex.org/W2116417852","https://openalex.org/W2120200547","https://openalex.org/W2120336633","https://openalex.org/W2134687611","https://openalex.org/W2136329023","https://openalex.org/W2137329916","https://openalex.org/W2144328488","https://openalex.org/W2145923236","https://openalex.org/W2147470272","https://openalex.org/W2149618803","https://openalex.org/W2155105771","https://openalex.org/W2164416345","https://openalex.org/W2164621769","https://openalex.org/W2169092810","https://openalex.org/W2174322375","https://openalex.org/W2174811807","https://openalex.org/W2176869677","https://openalex.org/W2176971979","https://openalex.org/W2180120000","https://openalex.org/W2221085202","https://openalex.org/W2306738904","https://openalex.org/W2485074729","https://openalex.org/W2544145147","https://openalex.org/W2987233715","https://openalex.org/W3150891300","https://openalex.org/W4245672080"],"related_works":["https://openalex.org/W2976219355","https://openalex.org/W2139484866","https://openalex.org/W2089131288","https://openalex.org/W1600405202","https://openalex.org/W1486070987","https://openalex.org/W3064661991","https://openalex.org/W2126197844","https://openalex.org/W1565428738","https://openalex.org/W2113302467","https://openalex.org/W2181640182"],"abstract_inverted_index":{"A":[0,116],"fully":[1],"integrated":[2],"40-Gb/s":[3],"transceiver":[4,143,221],"fabricated":[5],"in":[6,55],"a":[7,17,110,159,186,198],"0.13-mum":[8],"CMOS":[9],"technology":[10],"is":[11,64,179,209,222],"presented.":[12],"The":[13,99,141,204],"receiver":[14],"operates":[15,84],"at":[16,85,138],"20-GHz":[18],"clock":[19,22,101,207],"performing":[20],"half-rate":[21,105],"and":[23,45,74,197,215],"data":[24,178],"recovery.":[25],"Despite":[26],"the":[27,36,52,56,61,68,71,75,80,89,92,95,104,121,131,163,166,170,216,220],"low":[28],"f":[29],"<sub":[30,182,212],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[31,150,174,183,213,227,230],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">T</sub>":[32],"of":[33,124,155,169,219],"70":[34],"GHz,":[35,87],"input":[37],"sampler":[38],"achieves":[39],"10-mV":[40],"sensitivity":[41],"using":[42],"pulsed":[43],"latches":[44],"inductive-peaking":[46],"techniques.":[47],"In":[48,78],"order":[49],"to":[50,67],"minimize":[51],"feedback":[53],"latency":[54],"bang-bang":[57],"controlled":[58],"CDR":[59,106],"loop,":[60],"proportional":[62],"control":[63],"directly":[65],"applied":[66],"VCO,":[69],"bypassing":[70],"charge":[72],"pump":[73],"loop":[76],"filter.":[77],"addition,":[79],"phase":[81],"detection":[82],"logic":[83],"20":[86],"eliminating":[88],"need":[90],"for":[91,94,103],"deserializers":[93],"early/late":[96],"timing":[97],"signals.":[98],"four":[100],"phases":[102],"are":[107],"generated":[108],"by":[109,134],"quadrature":[111],"LC-VCO":[112],"with":[113,152],"microstrip":[114],"resonators.":[115],"linear":[117],"equalizer":[118,164],"that":[119],"tunes":[120],"resistive":[122],"loading":[123],"an":[125,189,193],"inductively-peaked":[126],"CML":[127],"buffer":[128],"can":[129],"improve":[130],"eye":[132],"opening":[133],"20%":[135],"while":[136],"operating":[137],"39":[139],"Gb/s.":[140],"prototype":[142],"occupies":[144],"3.4":[145],"times":[146],"2.9":[147],"mm":[148],"<sup":[149,173,226,229],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[151],"power":[153],"dissipation":[154],"3.6":[156],"W":[157],"from":[158],"1.45-V":[160],"supply.":[161],"With":[162],"on,":[165],"transmit":[167],"jitter":[168,208],"39-Gb/s":[171],"2":[172],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">15</sup>":[175],"-1":[176],"PRBS":[177],"1.85":[180],"ps":[181,211],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rms</sub>":[184,214],"over":[185],"WB-PBGA":[187],"package,":[188],"8-mm":[190],"PCB":[191],"trace,":[192],"on-board":[194],"2.4-mm":[195,201],"connector,":[196],"1":[199],"m-long":[200],"coaxial":[202],"cable.":[203],"recovered":[205],"divided-by-16":[206],"1.77":[210],"measured":[217],"BER":[218],"less":[223],"than":[224],"10":[225],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-</sup>":[228],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">14</sup>":[231],".":[232]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}