{"id":"https://openalex.org/W2167891824","doi":"https://doi.org/10.1109/jssc.2009.2016701","title":"Study of Subharmonically Injection-Locked PLLs","display_name":"Study of Subharmonically Injection-Locked PLLs","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2167891824","doi":"https://doi.org/10.1109/jssc.2009.2016701","mag":"2167891824"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2009.2016701","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2009.2016701","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029840448","display_name":"Jri Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jri Lee","raw_affiliation_strings":["Electrical Engineering Department, National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009651270","display_name":"Huaide Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Huaide Wang","raw_affiliation_strings":["Electrical Engineering Department, National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":6.8742,"has_fulltext":false,"cited_by_count":184,"citation_normalized_percentile":{"value":0.97177146,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"44","issue":"5","first_page":"1539","last_page":"1553"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9174531698226929},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5908688902854919},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5849143266677856},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5724625587463379},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.561373770236969},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5060796141624451},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.49028280377388},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.458532452583313},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42475426197052},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38753369450569153},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.34645622968673706},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.31246262788772583},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2438240349292755}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9174531698226929},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5908688902854919},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5849143266677856},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5724625587463379},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.561373770236969},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5060796141624451},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.49028280377388},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.458532452583313},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42475426197052},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38753369450569153},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.34645622968673706},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.31246262788772583},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2438240349292755},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2009.2016701","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2009.2016701","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7400000095367432,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W146784561","https://openalex.org/W1775840686","https://openalex.org/W1993254104","https://openalex.org/W2007981967","https://openalex.org/W2016167819","https://openalex.org/W2078413461","https://openalex.org/W2082211203","https://openalex.org/W2084208742","https://openalex.org/W2085199449","https://openalex.org/W2087002701","https://openalex.org/W2093455320","https://openalex.org/W2103745509","https://openalex.org/W2114810085","https://openalex.org/W2115590304","https://openalex.org/W2116178706","https://openalex.org/W2121854746","https://openalex.org/W2134873197","https://openalex.org/W2134899771","https://openalex.org/W2136329023","https://openalex.org/W2137329843","https://openalex.org/W2137373897","https://openalex.org/W2153267648","https://openalex.org/W2171663093","https://openalex.org/W2180120000","https://openalex.org/W2303012689","https://openalex.org/W2306738904","https://openalex.org/W2562256660","https://openalex.org/W2983479669","https://openalex.org/W6672184429"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2139484866","https://openalex.org/W2008250178","https://openalex.org/W2474043983","https://openalex.org/W2566880546","https://openalex.org/W2078513307","https://openalex.org/W2544336511","https://openalex.org/W2144737022","https://openalex.org/W2000633969","https://openalex.org/W1978186604"],"abstract_inverted_index":{"A":[0],"complete":[1],"analysis":[2],"on":[3,44],"subharmonically":[4],"injection-locked":[5],"PLLs":[6,42],"develops":[7],"fundamental":[8],"theory":[9,47],"for":[10,95],"subharmonic":[11],"locking":[12,20,28],"phenomenon.":[13],"It":[14],"explains":[15],"the":[16,32,45,58,96],"noise":[17,98],"shaping":[18],"phenomenon,":[19],"range":[21],"and":[22,26,50,60],"behavior,":[23],"PVT":[24],"tolerance,":[25],"pseudo":[27],"issue.":[29],"All":[30],"of":[31,62,112,136],"analyses":[33],"are":[34,48],"verified":[35],"by":[36],"real":[37],"chip":[38,67],"measurements.":[39],"Two":[40],"20-GHz":[41],"based":[43],"proposed":[46],"designed":[49],"fabricated":[51],"in":[52],"90-nm":[53],"CMOS":[54],"technology":[55],"to":[56,80,121],"demonstrate":[57],"superiority":[59],"robustness":[61],"this":[63],"technique.":[64],"The":[65,91,115],"first":[66],"aims":[68],"at":[69,129],"low-noise/low-power/high-divide-ratio":[70],"design,":[71],"achieving":[72],"149-fs":[73],"rms":[74,102],"jitter":[75,103,116],"(integrated":[76],"from":[77,87],"100":[78],"Hz":[79],"1":[81],"GHz)":[82],"while":[83],"consuming":[84],"38":[85],"mW":[86],"a":[88,109],"1.3-V":[89],"supply.":[90],"second":[92],"prototype":[93],"shoots":[94],"lowest":[97],"performance,":[99],"presenting":[100],"85-fs":[101],"(the":[104],"same":[105],"integration":[106],"interval)":[107],"with":[108],"power":[110],"dissipation":[111],"105":[113],"mW.":[114],"generation":[117],"(from":[118],"50":[119],"kHz":[120],"80":[122],"MHz)":[123],"measures":[124],"48":[125],"fs,":[126],"which":[127],"is":[128],"least":[130],"twice":[131],"as":[132,134],"small":[133],"that":[135],"any":[137],"other":[138],"known":[139],"circuits.":[140]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":11},{"year":2020,"cited_by_count":12},{"year":2019,"cited_by_count":15},{"year":2018,"cited_by_count":12},{"year":2017,"cited_by_count":13},{"year":2016,"cited_by_count":17},{"year":2015,"cited_by_count":20},{"year":2014,"cited_by_count":18},{"year":2013,"cited_by_count":14},{"year":2012,"cited_by_count":5}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}