{"id":"https://openalex.org/W2082715750","doi":"https://doi.org/10.1109/jssc.2009.2014023","title":"Next Generation Intel\u00af Core\u2122 Micro-Architecture (Nehalem) Clocking","display_name":"Next Generation Intel\u00af Core\u2122 Micro-Architecture (Nehalem) Clocking","publication_year":2009,"publication_date":"2009-03-24","ids":{"openalex":"https://openalex.org/W2082715750","doi":"https://doi.org/10.1109/jssc.2009.2014023","mag":"2082715750"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2009.2014023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2009.2014023","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034919212","display_name":"Nasser Kurd","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nasser Kurd","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, Hillsboro, OR#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010169848","display_name":"Praveen Mosalikanti","orcid":"https://orcid.org/0009-0002-2948-6289"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Praveen Mosalikanti","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, Hillsboro, OR#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062396672","display_name":"Mark Neidengard","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Neidengard","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, Hillsboro, OR#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111376807","display_name":"Jonathan Douglas","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jonathan Douglas","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, Hillsboro, OR#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052848876","display_name":"Rajesh Kumar","orcid":"https://orcid.org/0000-0002-6019-0702"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajesh Kumar","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, Hillsboro, OR#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5034919212"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":12.4975,"has_fulltext":false,"cited_by_count":126,"citation_normalized_percentile":{"value":0.99005964,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"44","issue":"4","first_page":"1121","last_page":"1129"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8307804465293884},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5519853234291077},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5431534051895142},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.4866824746131897},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.42926931381225586},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.321349561214447},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2936457395553589},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.142534077167511},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09336665272712708}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8307804465293884},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5519853234291077},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5431534051895142},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.4866824746131897},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.42926931381225586},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.321349561214447},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2936457395553589},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.142534077167511},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09336665272712708}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2009.2014023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2009.2014023","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1550227479","https://openalex.org/W1981411441","https://openalex.org/W2001894083","https://openalex.org/W2086336002","https://openalex.org/W2092677096","https://openalex.org/W2096805904","https://openalex.org/W2101597431","https://openalex.org/W2114953806","https://openalex.org/W2153445207","https://openalex.org/W2176367099","https://openalex.org/W2188104546","https://openalex.org/W2417808006","https://openalex.org/W2788706082","https://openalex.org/W6632974362","https://openalex.org/W6673359156","https://openalex.org/W6686944249"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W2109491806","https://openalex.org/W3213608175","https://openalex.org/W2058044441","https://openalex.org/W3117675750","https://openalex.org/W4321068651","https://openalex.org/W2139484866","https://openalex.org/W4225994594"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,10],"core":[4,71],"and":[5,33,40,54,62,82,99,110],"I/O":[6,91],"clocking":[7],"architecture":[8],"of":[9],"next":[11],"generation":[12],"Intel":[13,103],"<sup":[14,104],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[15,105],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">reg</sup>":[16,106],"Coretrade":[17],"micro-architecture":[18],"processor":[19],"(Nehalem),":[20],"designed":[21],"on":[22],"a":[23,88],"45":[24],"nm":[25],"process":[26],"technology.":[27],"Local":[28],"PLL":[29],"placement":[30],"provides":[31],"modularity":[32],"power-efficient":[34],"scalability":[35],"by":[36,97],"allowing":[37],"independent":[38],"frequency":[39,72],"voltage":[41],"domains.":[42],"Fast-locking,":[43],"low-skew":[44],"PLLs":[45],"are":[46],"used":[47],"to":[48,69,115],"achieve":[49],"56%":[50],"lock":[51],"time":[52],"reduction":[53],"30%":[55],"long-tem":[56],"jitter":[57,96],"improvement.":[58],"Adaptive":[59],"frequency,":[60],"supply,":[61],"duty":[63,84],"cycle":[64,85],"mechanisms":[65],"combine":[66],"for":[67],"up":[68,114],"5%":[70],"gain":[73],"at":[74],"iso-voltage.":[75],"Jitter":[76],"attenuating":[77],"DLLs":[78],"with":[79],"enhanced":[80],"linearity":[81],"plusmn15%":[83],"correction":[86],"drive":[87],"differential,":[89],"low-swing":[90],"receiver":[92],"clock":[93],"distribution,":[94],"reducing":[95],"25%":[98],"enabling":[100],"25.6":[101],"GB/s":[102],"QuickPath":[107],"Interconnect":[108],"bandwidth":[109],"three-channel":[111],"DDR3":[112],"traffic":[113],"32":[116],"GB/s.":[117]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":10},{"year":2016,"cited_by_count":10},{"year":2015,"cited_by_count":12},{"year":2014,"cited_by_count":12},{"year":2013,"cited_by_count":10},{"year":2012,"cited_by_count":14}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}