{"id":"https://openalex.org/W2139815205","doi":"https://doi.org/10.1109/jssc.2009.2013764","title":"Low-Power Race-Free Programmable Logic Arrays","display_name":"Low-Power Race-Free Programmable Logic Arrays","publication_year":2009,"publication_date":"2009-02-26","ids":{"openalex":"https://openalex.org/W2139815205","doi":"https://doi.org/10.1109/jssc.2009.2013764","mag":"2139815205"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2009.2013764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2009.2013764","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072861402","display_name":"Giby Samson","orcid":"https://orcid.org/0000-0001-5227-516X"},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Giby Samson","raw_affiliation_strings":["Advanced Micro Devices, Inc., Austin, TX, USA","Electrical Engineering Department, Arizona State University, Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"Electrical Engineering Department, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015329523","display_name":"Lawrence T. Clark","orcid":"https://orcid.org/0000-0001-7741-6512"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lawrence T. Clark","raw_affiliation_strings":["Electrical Engineering Department, Arizona State University, Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5072861402"],"corresponding_institution_ids":["https://openalex.org/I4210137977","https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15505606,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"44","issue":"3","first_page":"935","last_page":"946"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.7691877484321594},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6075699329376221},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5971413254737854},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.5598127841949463},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5577192306518555},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5214790105819702},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5145663619041443},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5135083794593811},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49933314323425293},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4782118499279022},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4607551693916321},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.44913142919540405},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.44841092824935913},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4238874316215515},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41977035999298096},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2900092899799347},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27183157205581665},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2644924819469452},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19403856992721558},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13091334700584412}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7691877484321594},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6075699329376221},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5971413254737854},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.5598127841949463},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5577192306518555},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5214790105819702},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5145663619041443},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5135083794593811},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49933314323425293},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4782118499279022},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4607551693916321},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.44913142919540405},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.44841092824935913},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4238874316215515},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41977035999298096},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2900092899799347},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27183157205581665},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2644924819469452},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19403856992721558},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13091334700584412},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2009.2013764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2009.2013764","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W270615609","https://openalex.org/W1505907366","https://openalex.org/W1518236483","https://openalex.org/W1831695773","https://openalex.org/W1969097534","https://openalex.org/W2056407873","https://openalex.org/W2075079194","https://openalex.org/W2076959326","https://openalex.org/W2083124406","https://openalex.org/W2098194061","https://openalex.org/W2098252636","https://openalex.org/W2098445357","https://openalex.org/W2121194013","https://openalex.org/W2126895359","https://openalex.org/W2131862714","https://openalex.org/W2134849712","https://openalex.org/W2145297389","https://openalex.org/W2149743155","https://openalex.org/W2164436850","https://openalex.org/W2166874959","https://openalex.org/W2232473860","https://openalex.org/W2252782788","https://openalex.org/W2266675017","https://openalex.org/W2294524649","https://openalex.org/W2398963763","https://openalex.org/W2414786728","https://openalex.org/W4245791523","https://openalex.org/W4245806610"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W1553855433","https://openalex.org/W1593362825","https://openalex.org/W2526300902","https://openalex.org/W2789662562","https://openalex.org/W1905312773","https://openalex.org/W2170504327","https://openalex.org/W2103473573","https://openalex.org/W2619968078","https://openalex.org/W2134426126"],"abstract_inverted_index":{"Conventional":[0],"programmable":[1],"logic":[2,11,97],"arrays":[3],"(PLAs)":[4],"implement":[5],"both":[6],"the":[7,48,63,76,91,96,106,127,137],"AND":[8,64],"and":[9,23,33,52,74,99],"OR":[10,81],"planes":[12,98],"with":[13],"dynamic":[14,71,77],"NOR":[15,78],"gates.":[16],"They":[17],"are":[18],"fast,":[19],"regular":[20],"in":[21,47],"structure":[22],"easy":[24],"to":[25],"program.":[26],"However,":[27],"they":[28],"have":[29,144],"high":[30],"power":[31,103,123],"dissipation":[32,104],"suffer":[34],"from":[35],"an":[36,113],"inherent":[37],"timing":[38,93],"race":[39,94],"that":[40,126],"increases":[41],"design":[42,115],"effort,":[43],"reduces":[44],"circuit":[45,129],"robustness":[46],"presence":[49],"of":[50,70,112,156],"variations,":[51],"adversely":[53],"impacts":[54],"performance.":[55],"In":[56],"this":[57],"paper,":[58],"a":[59,67,117,152],"PLA":[60,87,139],"which":[61],"implements":[62],"plane":[65,82],"as":[66],"hierarchical":[68],"combination":[69],"NAND":[72],"gates":[73],"retains":[75],"gate":[79],"based":[80],"is":[83],"presented.":[84],"The":[85,141],"NAND-NOR":[86],"architecture":[88,130],"completely":[89],"eliminates":[90],"critical":[92],"between":[95],"has":[100,131],"significantly":[101],"lower":[102,133],"than":[105,136],"conventional":[107,138],"PLA.":[108],"Simulated":[109],"energy-delay":[110,134],"product":[111,135],"optimized":[114],"on":[116,149],"foundry":[118],"130":[119],"nm":[120],"low":[121],"standby":[122],"process":[124],"shows":[125],"proposed":[128],"43%":[132],"design.":[140],"fabricated":[142],"circuits":[143],"been":[145],"tested":[146],"fully":[147],"functional":[148],"silicon":[150],"demonstrating":[151],"maximum":[153],"operating":[154],"frequency":[155],"1.61":[157],"GHz":[158],"at":[159],"V":[160],"<sub":[161],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[162],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[163],"=":[164],"1.6":[165],"V.":[166]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}