{"id":"https://openalex.org/W2179481090","doi":"https://doi.org/10.1109/jssc.2008.917522","title":"A Scalable 5\u201315 Gbps, 14\u201375 mW Low-Power I/O Transceiver in 65 nm CMOS","display_name":"A Scalable 5\u201315 Gbps, 14\u201375 mW Low-Power I/O Transceiver in 65 nm CMOS","publication_year":2008,"publication_date":"2008-03-28","ids":{"openalex":"https://openalex.org/W2179481090","doi":"https://doi.org/10.1109/jssc.2008.917522","mag":"2179481090"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2008.917522","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2008.917522","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023328166","display_name":"Ganesh Balamurugan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ganesh Balamurugan","raw_affiliation_strings":["Microprocessor Technology Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035029367","display_name":"Joseph Kennedy","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph Kennedy","raw_affiliation_strings":["Microprocessor Technology Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102785192","display_name":"Gaurab Banerjee","orcid":"https://orcid.org/0000-0003-4858-7683"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gaurab Banerjee","raw_affiliation_strings":["Microprocessor Technology Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090419770","display_name":"James Jaussi","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James E. Jaussi","raw_affiliation_strings":["Microprocessor Technology Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053540874","display_name":"Mozhgan Mansuri","orcid":"https://orcid.org/0000-0002-0277-7775"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mozhgan Mansuri","raw_affiliation_strings":["Microprocessor Technology Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010946517","display_name":"Frank O\u2019Mahony","orcid":"https://orcid.org/0000-0001-7961-9452"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank O'Mahony","raw_affiliation_strings":["Microprocessor Technology Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089280659","display_name":"Bryan Casper","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bryan Casper","raw_affiliation_strings":["Microprocessor Technology Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049783709","display_name":"Randy Mooney","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Randy Mooney","raw_affiliation_strings":["Microprocessor Technology Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5023328166"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":13.9835,"has_fulltext":false,"cited_by_count":143,"citation_normalized_percentile":{"value":0.99219777,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"43","issue":"4","first_page":"1010","last_page":"1019"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.8336983323097229},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8006213903427124},{"id":"https://openalex.org/keywords/backplane","display_name":"Backplane","score":0.7169255614280701},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5611671209335327},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5568780303001404},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4761076867580414},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4662643373012543},{"id":"https://openalex.org/keywords/equalization","display_name":"Equalization (audio)","score":0.46313953399658203},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4403689205646515},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3974774181842804},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3236856758594513},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1836254894733429},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.12134316563606262}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.8336983323097229},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8006213903427124},{"id":"https://openalex.org/C134256836","wikidata":"https://www.wikidata.org/wiki/Q545913","display_name":"Backplane","level":2,"score":0.7169255614280701},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5611671209335327},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5568780303001404},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4761076867580414},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4662643373012543},{"id":"https://openalex.org/C75755367","wikidata":"https://www.wikidata.org/wiki/Q104531076","display_name":"Equalization (audio)","level":3,"score":0.46313953399658203},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4403689205646515},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3974774181842804},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3236856758594513},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1836254894733429},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.12134316563606262},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2008.917522","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2008.917522","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8399999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1544623790","https://openalex.org/W1560401334","https://openalex.org/W1963587303","https://openalex.org/W1970258631","https://openalex.org/W1973152414","https://openalex.org/W1983779058","https://openalex.org/W1997817348","https://openalex.org/W2009275112","https://openalex.org/W2031235329","https://openalex.org/W2056480653","https://openalex.org/W2062684659","https://openalex.org/W2086202544","https://openalex.org/W2103806711","https://openalex.org/W2108981656","https://openalex.org/W2114264455","https://openalex.org/W2114953806","https://openalex.org/W2117012056","https://openalex.org/W2123100865","https://openalex.org/W2125357468","https://openalex.org/W2130014519","https://openalex.org/W2142455831","https://openalex.org/W2150817640","https://openalex.org/W2162364499","https://openalex.org/W2163650763","https://openalex.org/W4285719527","https://openalex.org/W6643220556","https://openalex.org/W6664425465","https://openalex.org/W6672045869","https://openalex.org/W6675875204","https://openalex.org/W6676161957","https://openalex.org/W6677206128","https://openalex.org/W6677255193","https://openalex.org/W6678665702"],"related_works":["https://openalex.org/W3099531851","https://openalex.org/W2567395303","https://openalex.org/W2164893802","https://openalex.org/W1550000977","https://openalex.org/W2136659592","https://openalex.org/W2115569193","https://openalex.org/W2161127017","https://openalex.org/W4360897432","https://openalex.org/W4310608455","https://openalex.org/W1965493748"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2],"scalable":[3,37],"low-power":[4],"I/O":[5],"transceiver":[6,38],"in":[7],"65":[8],"nm":[9],"CMOS,":[10],"capable":[11],"of":[12,36,44],"5-15":[13],"Gbps":[14],"operation":[15,57],"over":[16],"single-board":[17],"and":[18,41,50,79],"backplane":[19],"FR4":[20],"channels":[21],"with":[22,53,75],"power":[23,52],"efficiencies":[24],"between":[25],"2.8-6.5":[26],"mW/Gbps.":[27],"Nonlinear":[28],"power-performance":[29],"tradeoff":[30],"is":[31,58],"achieved":[32],"by":[33,60],"the":[34,45],"use":[35],"circuit":[39],"blocks":[40],"joint":[42],"optimization":[43],"supply":[46],"voltage,":[47],"bias":[48],"currents":[49],"driver":[51],"data":[54],"rate.":[55],"Low-power":[56],"enabled":[59],"passive":[61],"equalization":[62],"through":[63],"inductive":[64],"link":[65],"termination,":[66],"active":[67],"continuous-time":[68],"RX":[69],"equalization,":[70],"global":[71],"TX/RX":[72],"clock":[73],"distribution":[74],"on-die":[76],"transmission":[77],"lines,":[78],"low-noise":[80],"offset-calibrated":[81],"receivers.":[82]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":12},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":12},{"year":2013,"cited_by_count":16},{"year":2012,"cited_by_count":12}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}