{"id":"https://openalex.org/W2139920564","doi":"https://doi.org/10.1109/jssc.2008.2005451","title":"Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latchup-Like Failure During System-Level ESD Test","display_name":"Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latchup-Like Failure During System-Level ESD Test","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2139920564","doi":"https://doi.org/10.1109/jssc.2008.2005451","mag":"2139920564"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2008.2005451","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2008.2005451","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043540734","display_name":"Ming\u2010Dou Ker","orcid":"https://orcid.org/0000-0003-3622-181X"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]},{"id":"https://openalex.org/I98298690","display_name":"I-Shou University","ror":"https://ror.org/04d7e4m76","country_code":"TW","type":"education","lineage":["https://openalex.org/I98298690"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ming-Dou Ker","raw_affiliation_strings":["Department of Electronic Engineering, I-Shou University, Kaohsiung, Taiwan","NanoElectronics and Gigascale Systems Laboratory, Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, I-Shou University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I98298690"]},{"raw_affiliation_string":"NanoElectronics and Gigascale Systems Laboratory, Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061685515","display_name":"Cheng-Cheng Yen","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Cheng Yen","raw_affiliation_strings":["NanoElectronics and Gigascale Systems Laboratory, Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"NanoElectronics and Gigascale Systems Laboratory, Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5043540734"],"corresponding_institution_ids":["https://openalex.org/I148366613","https://openalex.org/I98298690"],"apc_list":null,"apc_paid":null,"fwci":2.712,"has_fulltext":false,"cited_by_count":57,"citation_normalized_percentile":{"value":0.90353234,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"43","issue":"11","first_page":"2533","last_page":"2545"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9086019396781921},{"id":"https://openalex.org/keywords/clamper","display_name":"Clamper","score":0.9072718620300293},{"id":"https://openalex.org/keywords/electrostatic-discharge","display_name":"Electrostatic discharge","score":0.8152711391448975},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8077316284179688},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6348387002944946},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5148150324821472},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.5019958019256592},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5014255046844482},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4853576719760895},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.4361257255077362},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4219132661819458},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3724011182785034},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.24428078532218933}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9086019396781921},{"id":"https://openalex.org/C64881904","wikidata":"https://www.wikidata.org/wiki/Q825778","display_name":"Clamper","level":3,"score":0.9072718620300293},{"id":"https://openalex.org/C205483674","wikidata":"https://www.wikidata.org/wiki/Q3574961","display_name":"Electrostatic discharge","level":3,"score":0.8152711391448975},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8077316284179688},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6348387002944946},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5148150324821472},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.5019958019256592},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5014255046844482},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4853576719760895},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.4361257255077362},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4219132661819458},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3724011182785034},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.24428078532218933},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2008.2005451","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2008.2005451","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.975.9078","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.975.9078","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://ir.nctu.edu.tw:443/bitstream/11536/28743/1/000261311000020.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1958704936","https://openalex.org/W1966291942","https://openalex.org/W1973637778","https://openalex.org/W2037881344","https://openalex.org/W2102866901","https://openalex.org/W2108680305","https://openalex.org/W2109102292","https://openalex.org/W2109641950","https://openalex.org/W2124399691","https://openalex.org/W2138659665","https://openalex.org/W2143655922","https://openalex.org/W2166986753","https://openalex.org/W3143899571","https://openalex.org/W4241090287"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2104885411","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2160067645","https://openalex.org/W2339836056","https://openalex.org/W1811213809"],"abstract_inverted_index":{"On-chip":[0],"power-rail":[1,28,56,99,154,166],"electrostatic":[2],"discharge":[3],"(ESD)":[4],"protection":[5],"circuit":[6,157,169],"designed":[7],"with":[8,32,60,124],"active":[9],"ESD":[10,20,29,50,57,81,100,132,150,155,167,175,186],"detection":[11,35],"function":[12,106],"is":[13,121,158],"the":[14,79,84,93,98,104,109,139,148,180,184],"key":[15],"role":[16],"to":[17,46,107,129,142,160],"significantly":[18],"improve":[19],"robustness":[21],"of":[22],"CMOS":[23,42],"integrated":[24],"circuits":[25,31,36,59,102],"(ICs).":[26],"Four":[27],"clamp":[30,58,101,156,168],"different":[33],"ESD-transient":[34],"were":[37],"fabricated":[38],"in":[39,75,86,97,112],"a":[40,87,113,125,135,144],"0.18-mum":[41],"process":[43],"and":[44,71,177],"tested":[45],"compare":[47],"their":[48],"system-level":[49,80,149,185],"susceptibility,":[51],"which":[52,120],"are":[53],"named":[54],"as":[55],"typical":[61],"<i":[62],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[63],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">RC</i>":[64],"-based":[65],"detection,":[66],"PMOS":[67,73],"feedback,":[68,70],"NMOS+PMOS":[69],"cascaded":[72],"feedback":[74,94],"this":[76,162],"work.":[77],"During":[78],"test,":[82],"where":[83],"ICs":[85],"system":[88],"have":[89],"been":[90],"powered":[91],"up,":[92],"loop":[95],"used":[96],"provides":[103],"lock":[105],"keep":[108],"ESD-clamping":[110,118],"NMOS":[111],"ldquolatch-onrdquo":[114],"state.":[115],"The":[116,164],"latch-on":[117],"NMOS,":[119],"often":[122],"drawn":[123],"larger":[126],"device":[127],"dimension":[128],"sustain":[130],"high":[131,172],"level,":[133],"conducts":[134],"huge":[136],"current":[137],"between":[138],"power":[140],"lines":[141],"perform":[143],"latchup-like":[145,181],"failure":[146,182],"after":[147],"test.":[151,187],"A":[152],"modified":[153],"proposed":[159,165],"solve":[161],"problem.":[163],"can":[170],"provide":[171],"enough":[173],"chip-level":[174],"robustness,":[176],"without":[178],"suffering":[179],"during":[183]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":5}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}