{"id":"https://openalex.org/W2133294020","doi":"https://doi.org/10.1109/jssc.2008.2004532","title":"An Infinite Phase Shift Delay-Locked Loop With Voltage-Controlled Sawtooth Delay Line","display_name":"An Infinite Phase Shift Delay-Locked Loop With Voltage-Controlled Sawtooth Delay Line","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2133294020","doi":"https://doi.org/10.1109/jssc.2008.2004532","mag":"2133294020"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2008.2004532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2008.2004532","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077352050","display_name":"Chao-Chyun Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chao-Chyun Chen","raw_affiliation_strings":["Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng, Nat. Taiwan Univ., Taipei"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng, Nat. Taiwan Univ., Taipei","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064663968","display_name":"Shen-Iuan Liu","orcid":"https://orcid.org/0000-0002-3765-2948"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shen-Iuan Liu","raw_affiliation_strings":["Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","National Taiwan University, Taipei,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University, Taipei,","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.11929007,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"43","issue":"11","first_page":"2413","last_page":"2421"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sawtooth-wave","display_name":"Sawtooth wave","score":0.8876981735229492},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8182109594345093},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.7126370072364807},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.5667045712471008},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5465353727340698},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5342976450920105},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.529573917388916},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.48116335272789},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4669179916381836},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.337099552154541},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3264962136745453},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.2694166600704193},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.2268296182155609},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1462947428226471},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12712624669075012},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10164234042167664}],"concepts":[{"id":"https://openalex.org/C148837635","wikidata":"https://www.wikidata.org/wiki/Q1742397","display_name":"Sawtooth wave","level":2,"score":0.8876981735229492},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8182109594345093},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.7126370072364807},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.5667045712471008},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5465353727340698},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5342976450920105},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.529573917388916},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.48116335272789},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4669179916381836},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.337099552154541},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3264962136745453},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2694166600704193},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.2268296182155609},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1462947428226471},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12712624669075012},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10164234042167664},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2008.2004532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2008.2004532","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:140.112.114.62:246246/150276","is_oa":false,"landing_page_url":"http://ntur.lib.ntu.edu.tw//handle/246246/150276","pdf_url":null,"source":{"id":"https://openalex.org/S4306402491","display_name":"NTUR (\u81fa\u7063\u6a5f\u69cb\u5178\u85cf)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I16733864","host_organization_name":"National Taiwan University","host_organization_lineage":["https://openalex.org/I16733864"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320323229","display_name":"National Central University","ror":"https://ror.org/00944ve71"},{"id":"https://openalex.org/F4320323900","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1594101521","https://openalex.org/W1979576312","https://openalex.org/W1992867111","https://openalex.org/W1998284495","https://openalex.org/W2000982117","https://openalex.org/W2001078510","https://openalex.org/W2002519749","https://openalex.org/W2009275112","https://openalex.org/W2023087202","https://openalex.org/W2038731479","https://openalex.org/W2059008798","https://openalex.org/W2101597431","https://openalex.org/W2114953806","https://openalex.org/W2116436053","https://openalex.org/W2118721819","https://openalex.org/W2124390946","https://openalex.org/W2126227985","https://openalex.org/W2128571955"],"related_works":["https://openalex.org/W2139484866","https://openalex.org/W2354050524","https://openalex.org/W2083878249","https://openalex.org/W2401743820","https://openalex.org/W2066428821","https://openalex.org/W3177439118","https://openalex.org/W2976219355","https://openalex.org/W1968064324","https://openalex.org/W4295813049","https://openalex.org/W1550227479"],"abstract_inverted_index":{"A":[0],"wide-range":[1],"delay-locked":[2],"loop":[3],"(DLL)":[4],"with":[5],"infinite":[6,32],"phase":[7,33],"shift":[8,34],"and":[9,52,98,103],"digital-controlled":[10],"duty":[11,73],"cycle":[12,74],"is":[13,56,101,110],"presented.":[14],"By":[15],"changing":[16],"the":[17,20,24,53,63,76,87,94],"polarity":[18],"of":[19,23,75,89,116],"input":[21],"clock":[22,78],"voltage-controlled":[25],"sawtooth":[26],"delay,":[27],"this":[28],"proposed":[29,41,64],"DLL":[30,42,65],"achieves":[31],"by":[35],"only":[36],"a":[37,47,114],"single":[38],"loop.":[39],"The":[40,59,72],"has":[43],"been":[44],"fabricated":[45],"in":[46,86],"0.18":[48],"mum":[49],"CMOS":[50],"process":[51],"core":[54],"area":[55],"0.45\u00d70.3":[57],"mm2.":[58],"measurement":[60],"results":[61],"show":[62],"operates":[66],"from":[67,82],"50":[68],"to":[69,84],"500":[70,92],"MHz.":[71],"output":[77],"can":[79],"be":[80],"adjusted":[81],"30%":[83],"60%":[85],"step":[88],"5%.":[90],"At":[91],"MHz,":[93],"measured":[95],"rms":[96],"jitter":[97,100],"peak-to-peak":[99],"1.43":[102],"11.1":[104],"ps,":[105],"respectively.":[106],"Its":[107],"power":[108],"consumption":[109],"6":[111],"mW":[112],"for":[113],"supply":[115],"1.5":[117],"V.":[118]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}