{"id":"https://openalex.org/W2103206828","doi":"https://doi.org/10.1109/jssc.2007.910967","title":"Implementation of an 8-Core, 64-Thread, Power-Efficient SPARC Server on a Chip","display_name":"Implementation of an 8-Core, 64-Thread, Power-Efficient SPARC Server on a Chip","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2103206828","doi":"https://doi.org/10.1109/jssc.2007.910967","mag":"2103206828"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2007.910967","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-state Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084317594","display_name":"Umesh Gajanan Nawathe","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"U.G. Nawathe","raw_affiliation_string":"Sun Microsystems, Santa Clara, CA, USA","raw_affiliation_strings":["Sun Microsystems, Santa Clara, CA, USA"]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084749015","display_name":"Mahmudul Hassan","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Hassan","raw_affiliation_string":"Sun Microsystems, Sunnyvale, CA, USA","raw_affiliation_strings":["Sun Microsystems, Sunnyvale, CA, USA"]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032385334","display_name":"King C. Yen","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.C. Yen","raw_affiliation_string":"Sun Microsystems, Sunnyvale, CA, USA","raw_affiliation_strings":["Sun Microsystems, Sunnyvale, CA, USA"]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085123135","display_name":"Ashok Kumar","orcid":"https://orcid.org/0000-0002-9740-1219"},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Kumar","raw_affiliation_string":"Sun Microsystems, Sunnyvale, CA, USA","raw_affiliation_strings":["Sun Microsystems, Sunnyvale, CA, USA"]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019260845","display_name":"Aparna Ramachandran","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Ramachandran","raw_affiliation_string":"Sun Microsystems, Sunnyvale, CA, USA","raw_affiliation_strings":["Sun Microsystems, Sunnyvale, CA, USA"]},{"author_position":"last","author":{"id":"https://openalex.org/A5007361879","display_name":"David Greenhill","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Greenhill","raw_affiliation_string":"Sun Microsystems, Sunnyvale, CA, USA","raw_affiliation_strings":["Sun Microsystems, Sunnyvale, CA, USA"]}],"countries_distinct_count":1,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":73,"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":"43","issue":"1","first_page":"6","last_page":"20"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Performance Optimization","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Performance Optimization","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Networks on Chip in System-on-Chip Design","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Reconfigurable Computing Systems and Design Methods","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"keyword":"power-efficient","score":0.25}],"concepts":[{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.66225314},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5581534},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47614408},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.47286296},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.45034075},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44540492},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.42355886},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.411782},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33088493},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20166641},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10796112}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2007.910967","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-state Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"grants":[],"referenced_works_count":7,"referenced_works":["https://openalex.org/W1503188366","https://openalex.org/W2007682804","https://openalex.org/W2031235329","https://openalex.org/W2150126536","https://openalex.org/W2157229543","https://openalex.org/W2160079210","https://openalex.org/W2178304631"],"related_works":["https://openalex.org/W2096197213","https://openalex.org/W2366893563","https://openalex.org/W2368909442","https://openalex.org/W1531538660","https://openalex.org/W2370062118","https://openalex.org/W2339728242","https://openalex.org/W2376795133","https://openalex.org/W2362222286","https://openalex.org/W2363183800","https://openalex.org/W2381370938"],"ngrams_url":"https://api.openalex.org/works/W2103206828/ngrams","abstract_inverted_index":{"The":[0,160],"second":[1],"in":[2,49,151,164],"the":[3,15,40,107,128],"Niagara":[4],"series":[5],"of":[6,78,127],"processors":[7],"(Niagara2)":[8],"from":[9],"Sun":[10],"Microsystems":[11],"is":[12,118,162],"based":[13],"on":[14,67,124,142],"power-efficient":[16],"chip":[17,161],"multi-threading":[18],"(CMT)":[19],"architecture":[20],"optimized":[21],"for":[22,81],"Space,":[23],"Watts":[24],"(Power),":[25],"and":[26,43,45,92,95,181],"Performance":[27],"(SWaP)":[28],"[SWap":[29],"Rating":[30],"=":[31],"Performance/(Space":[32],"*":[35],"Power)":[36],"].":[37],"It":[38,173],"doubles":[39],"throughput":[41,52],"performance":[42,53],"performance/watt,":[44],"provides":[46,101],">10times":[47],"improvement":[48],"floating":[50,90],"point":[51,91],"as":[54],"compared":[55],"to":[56,105],"UltraSPARC":[57],"T1":[58],"(Niagara1).":[59],"There":[60,117],"are":[61],"two":[62,108,134],"10":[63,109],"Gb":[64,110],"Ethernet":[65,111],"ports":[66,112],"chip.":[68,125],"Niagara2":[69,137],"has":[70,88,138],"eight":[71,79],"SPARC":[72,86],"cores,":[73],"each":[74],"supporting":[75],"concurrent":[76],"execution":[77],"threads":[80,83],"64":[82],"total.":[84],"Each":[85,126],"core":[87],"a":[89,119,143,152],"graphics":[93],"unit":[94,99],"an":[96],"advanced":[97],"cryptographic":[98],"which":[100],"high":[102],"enough":[103],"bandwidth":[104],"run":[106],"encrypted":[113],"at":[114,175,178],"wire":[115],"speeds.":[116],"4":[120],"MB":[121],"Level2":[122],"cache":[123],"four":[129],"on-chip":[130],"memory":[131],"controllers":[132],"controls":[133],"FBDIMM":[135],"channels.":[136],"503":[139],"million":[140],"transistors":[141],"342":[144],"mm":[145],"2":[148],"die":[149],"packaged":[150],"flip-chip":[153],"glass":[154],"ceramic":[155],"package":[156],"with":[157],"1831":[158],"pins.":[159],"built":[163],"Texas":[165],"Instruments'":[166],"65":[167],"nm":[168],"11LM":[169],"triple-Vt":[170],"CMOS":[171],"process.":[172],"operates":[174],"1.4":[176],"GHz":[177],"1.1":[179],"V":[180],"consumes":[182],"84":[183],"W.":[184]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2103206828","counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":12}],"updated_date":"2024-03-24T14:40:09.353269","created_date":"2016-06-24"}