{"id":"https://openalex.org/W2243540610","doi":"https://doi.org/10.1109/jssc.2006.870808","title":"A 512-Mb DDR3 SDRAM Prototype With $C_IO$ Minimization and Self-Calibration Techniques","display_name":"A 512-Mb DDR3 SDRAM Prototype With $C_IO$ Minimization and Self-Calibration Techniques","publication_year":2006,"publication_date":"2006-04-01","ids":{"openalex":"https://openalex.org/W2243540610","doi":"https://doi.org/10.1109/jssc.2006.870808","mag":"2243540610"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2006.870808","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2006.870808","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-3","norway-2"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080548490","display_name":"Cathleen June Park","orcid":"https://orcid.org/0009-0004-7229-2222","observed_orcids":["https://orcid.org/0009-0004-7229-2222"]},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"C. Park","raw_affiliation_strings":["Samsung Electron. Co., Ltd, Gyeongi-Do, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung Electron. Co., Ltd, Gyeongi-Do, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100679597","display_name":"Henry Shu-Hung Chung","orcid":"https://orcid.org/0000-0003-4890-8256","observed_orcids":["https://orcid.org/0000-0003-4890-8256"]},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]},{"id":"https://openalex.org/I4405259277","display_name":"Samsung Electronics (South Korea)","ror":"https://ror.org/020m7t761","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"H. Chung","raw_affiliation_strings":["Advanced Technology Development, Memory Division Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Technology Development, Memory Division Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","institution_ids":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Y.-S. Lee","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405259277","display_name":"Samsung Electronics (South Korea)","ror":"https://ror.org/020m7t761","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Y.-S. Lee","raw_affiliation_strings":["DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","institution_ids":["https://openalex.org/I4405259277"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073202090","display_name":"Jihun Kim","orcid":"https://orcid.org/0000-0003-4856-6305","observed_orcids":["https://orcid.org/0000-0003-4856-6305","https://orcid.org/0009-0001-7303-2033","https://orcid.org/0009-0003-0428-0417"]},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]},{"id":"https://openalex.org/I4405259277","display_name":"Samsung Electronics (South Korea)","ror":"https://ror.org/020m7t761","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"J. Kim","raw_affiliation_strings":["Advanced Technology Development, Memory Division Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Technology Development, Memory Division Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","institution_ids":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100376260","display_name":"Jung-Woo Lee","orcid":"https://orcid.org/0000-0002-5467-7469","observed_orcids":["https://orcid.org/0000-0002-5467-7469"]},"institutions":[{"id":"https://openalex.org/I4405259277","display_name":"Samsung Electronics (South Korea)","ror":"https://ror.org/020m7t761","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"J. Lee","raw_affiliation_strings":["DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","institution_ids":["https://openalex.org/I4405259277"]}]},{"author_position":"middle","author":{"id":null,"display_name":"M.-S. Chae","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]},{"id":"https://openalex.org/I4405259277","display_name":"Samsung Electronics (South Korea)","ror":"https://ror.org/020m7t761","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"M.-S. Chae","raw_affiliation_strings":["DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","DRAM Design, Memory Division, University of California, Santa Cruz, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","institution_ids":["https://openalex.org/I4405259277"]},{"raw_affiliation_string":"DRAM Design, Memory Division, University of California, Santa Cruz, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"middle","author":{"id":null,"display_name":"D.-H. Jung","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405259277","display_name":"Samsung Electronics (South Korea)","ror":"https://ror.org/020m7t761","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"D.-H. Jung","raw_affiliation_strings":["DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","institution_ids":["https://openalex.org/I4405259277"]}]},{"author_position":"middle","author":{"id":null,"display_name":"S.-H. Choi","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405259277","display_name":"Samsung Electronics (South Korea)","ror":"https://ror.org/020m7t761","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"S.-H. Choi","raw_affiliation_strings":["DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","institution_ids":["https://openalex.org/I4405259277"]}]},{"author_position":"middle","author":{"id":null,"display_name":"S. Seo","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405259277","display_name":"Samsung Electronics (South Korea)","ror":"https://ror.org/020m7t761","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"S. Seo","raw_affiliation_strings":["DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","institution_ids":["https://openalex.org/I4405259277"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090406186","display_name":"Taek-Seon Park","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405259277","display_name":"Samsung Electronics (South Korea)","ror":"https://ror.org/020m7t761","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"T.-S. Park","raw_affiliation_strings":["DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","institution_ids":["https://openalex.org/I4405259277"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101765003","display_name":"Junho Shin","orcid":"https://orcid.org/0009-0007-8773-0063","observed_orcids":["https://orcid.org/0009-0007-8773-0063"]},"institutions":[{"id":"https://openalex.org/I4405259277","display_name":"Samsung Electronics (South Korea)","ror":"https://ror.org/020m7t761","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"J.-H. Shin","raw_affiliation_strings":["DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","institution_ids":["https://openalex.org/I4405259277"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027956794","display_name":"Jin-Hyung Cho","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405259277","display_name":"Samsung Electronics (South Korea)","ror":"https://ror.org/020m7t761","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"J.-H. Cho","raw_affiliation_strings":["DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","institution_ids":["https://openalex.org/I4405259277"]}]},{"author_position":"middle","author":{"id":null,"display_name":"S. Lee","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405259277","display_name":"Samsung Electronics (South Korea)","ror":"https://ror.org/020m7t761","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"S. Lee","raw_affiliation_strings":["DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","institution_ids":["https://openalex.org/I4405259277"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113967299","display_name":"K.-W. Song","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]},{"id":"https://openalex.org/I4405259277","display_name":"Samsung Electronics (South Korea)","ror":"https://ror.org/020m7t761","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"K.-W. Song","raw_affiliation_strings":["Advanced Technology Development, Memory Division Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Technology Development, Memory Division Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","institution_ids":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073463020","display_name":"Kyu Hyun Kim","orcid":"https://orcid.org/0000-0002-5624-8465","observed_orcids":["https://orcid.org/0000-0002-5624-8465"]},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]},{"id":"https://openalex.org/I4405259277","display_name":"Samsung Electronics (South Korea)","ror":"https://ror.org/020m7t761","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"K.-H. Kim","raw_affiliation_strings":["Advanced Technology Development, Memory Division Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Technology Development, Memory Division Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","institution_ids":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100722991","display_name":"Jeong\u2010Bong Lee","orcid":"https://orcid.org/0000-0002-4349-9732","observed_orcids":["https://orcid.org/0000-0002-4349-9732"]},"institutions":[{"id":"https://openalex.org/I4405259277","display_name":"Samsung Electronics (South Korea)","ror":"https://ror.org/020m7t761","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"J.-B. Lee","raw_affiliation_strings":["DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","institution_ids":["https://openalex.org/I4405259277"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091718941","display_name":"Chulhong Kim","orcid":"https://orcid.org/0000-0001-7249-1257","observed_orcids":["https://orcid.org/0000-0001-7249-1257","https://orcid.org/0000-0002-4182-7130","https://orcid.org/0000-0002-0682-2238"]},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]},{"id":"https://openalex.org/I4405259277","display_name":"Samsung Electronics (South Korea)","ror":"https://ror.org/020m7t761","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"C. Kim","raw_affiliation_strings":["Advanced Technology Development, Memory Division Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Technology Development, Memory Division Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","institution_ids":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004096727","display_name":"S.-I. Cho","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405259277","display_name":"Samsung Electronics (South Korea)","ror":"https://ror.org/020m7t761","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"S.-I. Cho","raw_affiliation_strings":["DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Design, Memory Division, Samsung Electronics Company, Ltd., Hwasung, Gyeongi-do, Korea","institution_ids":["https://openalex.org/I4405259277"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":4.3912,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":{"value":0.93938023,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"41","issue":"4","first_page":"831","last_page":"838"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9276999831199646,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9276999831199646,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.03319999948143959,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.004800000227987766,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ddr3-sdram","display_name":"DDR3 SDRAM","score":0.9860000014305115},{"id":"https://openalex.org/keywords/synchronous-dram","display_name":"synchronous DRAM","score":0.7699999809265137},{"id":"https://openalex.org/keywords/self-calibration","display_name":"self-calibration","score":0.8119999766349792},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"delay-locked loop","score":0.7730000019073486},{"id":"https://openalex.org/keywords/on-chip-temperature-sensor","display_name":"on-chip temperature sensor","score":0.8920000195503235}],"concepts":[{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.6258834600448608},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.5699061751365662},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.48077672719955444},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4337158501148224},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38181477785110474},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32257184386253357},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3012789189815521},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2970537841320038},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24005427956581116}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2006.870808","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2006.870808","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-3","norway-2"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.428600013256073,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"sustainable_development_goals_aurora":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1580581276","https://openalex.org/W2039285258","https://openalex.org/W2127729681","https://openalex.org/W2128435409","https://openalex.org/W4241362079","https://openalex.org/W6660423813","https://openalex.org/W6679024429"],"related_works":["https://openalex.org/W2136647108","https://openalex.org/W1965180958","https://openalex.org/W2350029007","https://openalex.org/W1973428399","https://openalex.org/W2152662857","https://openalex.org/W2182594080","https://openalex.org/W2017757432","https://openalex.org/W2788884286","https://openalex.org/W2134643927","https://openalex.org/W1979131826"],"abstract_inverted_index":{"A":[0],"1.5-V":[1],"512-Mb":[2],"DDR3":[3,20],"synchronous":[4],"DRAM":[5],"prototype":[6],"was":[7],"designed":[8],"and":[9,29,45,73],"fabricated":[10],"in":[11,19,58],"80-nm":[12],"technology.":[13],"Critical":[14],"to":[15],"the":[16,55],"signal":[17],"integrity":[18],"point-to-2points":[21],"(P22P)":[22],"interfacing":[23],"is":[24],"an":[25],"efficient":[26],"calibration":[27],"scheme":[28,52],"C/sub":[30],"IO/":[31],"minimization,":[32],"which":[33],"were":[34,75],"achieved":[35],"by":[36],"on-die-termination":[37],"(ODT)-merged":[38],"output":[39],"drivers,":[40],"SCR":[41],"type":[42],"ESD":[43],"protection,":[44],"self-calibration":[46],"scheme.":[47],"The":[48],"hybrid":[49],"latency":[50],"control":[51],"can":[53],"turn":[54],"DLL":[56],"off":[57],"standby":[59],"mode,":[60],"reducing":[61],"power":[62],"consumption.":[63],"User-friendly":[64],"functions":[65],"such":[66],"as":[67],"temperature":[68],"read-out":[69],"from":[70],"on-chip":[71],"sensor":[72],"per-bank-refresh":[74],"also":[76],"implemented.":[77]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-09-29T14:09:16.559479","created_date":"2025-10-10T00:00:00"}