{"id":"https://openalex.org/W2148550661","doi":"https://doi.org/10.1109/jssc.2002.1015697","title":"A fully integrated 2.4-GHz LC-VCO frequency synthesizer with 3-ps jitter in 0.18-\u03bcm standard digital CMOS copper technology","display_name":"A fully integrated 2.4-GHz LC-VCO frequency synthesizer with 3-ps jitter in 0.18-\u03bcm standard digital CMOS copper technology","publication_year":2002,"publication_date":"2002-07-01","ids":{"openalex":"https://openalex.org/W2148550661","doi":"https://doi.org/10.1109/jssc.2002.1015697","mag":"2148550661"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2002.1015697","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2002.1015697","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111819598","display_name":"Nicola Da Dalt","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"N. Da Dalt","raw_affiliation_strings":["Development Center Villach, Infineon Technologies Austria AG, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Development Center Villach, Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111491235","display_name":"S. Derksen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"S. Derksen","raw_affiliation_strings":["Development Center Villach, Infineon Technologies Austria AG, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Development Center Villach, Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065644893","display_name":"P. Greco","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"P. Greco","raw_affiliation_strings":["Development Center Villach, Infineon Technologies Austria AG, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Development Center Villach, Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051269781","display_name":"Christoph Sandner","orcid":"https://orcid.org/0000-0002-3814-7476"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"C. Sandner","raw_affiliation_strings":["Development Center Villach, Infineon Technologies Austria AG, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Development Center Villach, Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063346870","display_name":"Hanspeter Schmid","orcid":"https://orcid.org/0000-0001-8351-7643"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"H. Schmid","raw_affiliation_strings":["Development Center Villach, Infineon Technologies Austria AG, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Development Center Villach, Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022380750","display_name":"K. Strohmayer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"K. Strohmayer","raw_affiliation_strings":["Development Center Graz, Infineon Technologies Austria AG, Graz, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Development Center Graz, Infineon Technologies Austria AG, Graz, Austria","institution_ids":["https://openalex.org/I4210131793"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210131793"],"apc_list":null,"apc_paid":null,"fwci":2.7468,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.90949697,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"37","issue":"7","first_page":"959","last_page":"962"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8834177255630493},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.8775993585586548},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.7808880805969238},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.7497952580451965},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6414752006530762},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6334507465362549},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5820194482803345},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5237800478935242},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49720290303230286},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.48205527663230896},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.4724574387073517},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.45286980271339417},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3836875557899475},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3077528774738312},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2646455764770508}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8834177255630493},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.8775993585586548},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.7808880805969238},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.7497952580451965},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6414752006530762},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6334507465362549},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5820194482803345},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5237800478935242},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49720290303230286},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.48205527663230896},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.4724574387073517},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.45286980271339417},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3836875557899475},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3077528774738312},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2646455764770508}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2002.1015697","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2002.1015697","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8199999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1538854016","https://openalex.org/W1551380824","https://openalex.org/W1592669043","https://openalex.org/W2110654976","https://openalex.org/W2138134203","https://openalex.org/W2163854931","https://openalex.org/W2566685905","https://openalex.org/W2788760024","https://openalex.org/W6632672590","https://openalex.org/W6635401591","https://openalex.org/W6642682592"],"related_works":["https://openalex.org/W3145870900","https://openalex.org/W2350523680","https://openalex.org/W2353586717","https://openalex.org/W2371350995","https://openalex.org/W2379961307","https://openalex.org/W2376421545","https://openalex.org/W2374761771","https://openalex.org/W2354027044","https://openalex.org/W2359366503","https://openalex.org/W2351326249"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4,65],"a":[5,31,87],"fully":[6],"integrated":[7],"frequency":[8],"synthesizer,":[9],"using":[10],"an":[11,55,94],"LC":[12],"voltage-controlled":[13],"oscillator":[14],"(LC-VCO)":[15],"as":[16],"the":[17,66],"core":[18],"oscillator.":[19],"The":[20,51,79],"synthesizer":[21,52,80],"is":[22,49],"designed":[23],"to":[24,72],"provide":[25],"various":[26],"output":[27,89],"clock":[28],"signals":[29],"for":[30,36],"transceiver":[32],"chip.":[33],"Sampling":[34],"clocks":[35],"on-chip":[37],"analog-to-digital":[38],"and":[39,60,75,93],"digital-to-analog":[40],"conversion":[41],"modules":[42],"are":[43],"also":[44,53],"generated,":[45],"where":[46],"low":[47,73],"jitter":[48,85],"required.":[50],"includes":[54],"additional":[56],"digital":[57],"phase-locked":[58],"loop":[59],"programmable":[61],"fractional":[62],"dividers.":[63],"We":[64],"general":[67],"concept,":[68],"special":[69],"issues":[70],"related":[71],"jitter,":[74],"test":[76],"chip":[77],"results.":[78],"achieves":[81],"3-ps":[82],"rms":[83],"long-term":[84],"on":[86],"200-MHz":[88],"with":[90],"20-mW":[91],"power":[92],"area":[95],"of":[96],"0.7":[97],"mm/sup":[98],"2/.":[99]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}