{"id":"https://openalex.org/W2110543171","doi":"https://doi.org/10.1109/jssc.2002.1015683","title":"An ADSL-RT full-rate analog front end IC with integrated line driver","display_name":"An ADSL-RT full-rate analog front end IC with integrated line driver","publication_year":2002,"publication_date":"2002-07-01","ids":{"openalex":"https://openalex.org/W2110543171","doi":"https://doi.org/10.1109/jssc.2002.1015683","mag":"2110543171"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2002.1015683","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2002.1015683","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113520082","display_name":"H. Weinberger","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"H. Weinberger","raw_affiliation_strings":["Design Center Villach, Infineon Technologies Austria AG, Villach, Austria","Design Center Villach, Infineon Technol. Austria, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Design Center Villach, Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Design Center Villach, Infineon Technol. Austria, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031697378","display_name":"Andreas Wiesbauer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"A. Wiesbauer","raw_affiliation_strings":["Design Center Villach, Infineon Technologies Austria AG, Villach, Austria","Design Center Villach, Infineon Technol. Austria, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Design Center Villach, Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Design Center Villach, Infineon Technol. Austria, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047122894","display_name":"C. Fleischhacker","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"C. Fleischhacker","raw_affiliation_strings":["Design Center Villach, Infineon Technologies Austria AG, Villach, Austria","Design Center Villach, Infineon Technol. Austria, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Design Center Villach, Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Design Center Villach, Infineon Technol. Austria, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114039762","display_name":"J. Hauptmann","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"J. Hauptmann","raw_affiliation_strings":["Design Center Villach, Infineon Technologies Austria AG, Villach, Austria","Design Center Villach, Infineon Technol. Austria, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Design Center Villach, Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Design Center Villach, Infineon Technol. Austria, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036563389","display_name":"T. Ferianz","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"T. Ferianz","raw_affiliation_strings":["Design Center Villach, Infineon Technologies Austria AG, Villach, Austria","Design Center Villach, Infineon Technol. Austria, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Design Center Villach, Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Design Center Villach, Infineon Technol. Austria, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036262331","display_name":"M. Staber","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"M. Staber","raw_affiliation_strings":["Design Center Villach, Infineon Technologies Austria AG, Villach, Austria","Design Center Villach, Infineon Technol. Austria, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Design Center Villach, Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Design Center Villach, Infineon Technol. Austria, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032339779","display_name":"D. Straussnigg","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Straussnigg","raw_affiliation_strings":["Design Center Villach, Infineon Technol. Austria, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Design Center Villach, Infineon Technol. Austria, Villach, Austria","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067593635","display_name":"B. Seger","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"B. Seger","raw_affiliation_strings":["Design Center Villach, Infineon Technologies Austria AG, Villach, Austria","Design Center Villach, Infineon Technol. Austria, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Design Center Villach, Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Design Center Villach, Infineon Technol. Austria, Villach, Austria","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5113520082"],"corresponding_institution_ids":["https://openalex.org/I4210131793"],"apc_list":null,"apc_paid":null,"fwci":2.2445,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.8775171,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"37","issue":"7","first_page":"857","last_page":"865"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asymmetric-digital-subscriber-line","display_name":"Asymmetric digital subscriber line","score":0.922059953212738},{"id":"https://openalex.org/keywords/analog-front-end","display_name":"Analog front-end","score":0.7383841276168823},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5845493078231812},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.49869418144226074},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4868270754814148},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.4792313873767853},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4333703815937042},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.38876622915267944},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38588327169418335},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3600962460041046},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3399350643157959},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2226332724094391},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.22235515713691711},{"id":"https://openalex.org/keywords/digital-subscriber-line","display_name":"Digital subscriber line","score":0.1487932801246643}],"concepts":[{"id":"https://openalex.org/C183512234","wikidata":"https://www.wikidata.org/wiki/Q161618","display_name":"Asymmetric digital subscriber line","level":3,"score":0.922059953212738},{"id":"https://openalex.org/C2778870119","wikidata":"https://www.wikidata.org/wiki/Q16002927","display_name":"Analog front-end","level":3,"score":0.7383841276168823},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5845493078231812},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.49869418144226074},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4868270754814148},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.4792313873767853},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4333703815937042},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.38876622915267944},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38588327169418335},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3600962460041046},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3399350643157959},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2226332724094391},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.22235515713691711},{"id":"https://openalex.org/C201374245","wikidata":"https://www.wikidata.org/wiki/Q104534","display_name":"Digital subscriber line","level":2,"score":0.1487932801246643},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2002.1015683","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2002.1015683","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1581276930","https://openalex.org/W2083157144","https://openalex.org/W2110870258","https://openalex.org/W2114228040","https://openalex.org/W2123716779","https://openalex.org/W4246260963","https://openalex.org/W6634522796"],"related_works":["https://openalex.org/W2110543171","https://openalex.org/W160373321","https://openalex.org/W2011644528","https://openalex.org/W2031235560","https://openalex.org/W1941797720","https://openalex.org/W3144946090","https://openalex.org/W2019044074","https://openalex.org/W1533395146","https://openalex.org/W2742212520","https://openalex.org/W2744701634"],"abstract_inverted_index":{"An":[0],"analog":[1,21,122],"front":[2,123],"end":[3,124],"IC":[4,18,62],"for":[5,39,93,99,119],"ADSL":[6,121],"systems":[7],"compliant":[8],"with":[9,74,109],"ANSI,":[10],"ITU,":[11],"and":[12,37,49,82],"ETSI":[13],"standards":[14],"is":[15],"presented.":[16],"The":[17,61,103],"contains":[19],"all":[20,94],"functions":[22],"on":[23],"one":[24],"silicon":[25],"die,":[26],"including":[27],"programmable":[28],"gain":[29],"amplifiers,":[30],"highly":[31],"linear":[32],"continuous-time":[33],"filters,":[34],"14-bit":[35],"DAC":[36],"ADC":[38],"up":[40],"to":[41,58],"1.1-MHz":[42],"signal":[43],"bandwidth,":[44],"digitally":[45],"controlled":[46],"crystal":[47],"oscillator,":[48],"a":[50,67,75,83,117],"line":[51,101],"driver":[52],"capable":[53],"of":[54,78,86,106],"delivering":[55],"+13":[56],"dBm":[57],"the":[59,100,110],"line.":[60],"has":[63],"been":[64],"fabricated":[65],"in":[66],"mixed-signal":[68],"0.6-/spl":[69],"mu/m":[70],"DPTM":[71],"BiCMOS":[72],"technology":[73],"chip":[76],"area":[77],"29":[79],"mm/sup":[80],"2/":[81],"power":[84,112],"consumption":[85,113],"only":[87],"800":[88],"mW,":[89],"using":[90],"3.3-V":[91],"supply":[92,98],"blocks,":[95],"except":[96],"12-V":[97],"driver.":[102],"high":[104],"level":[105],"integration":[107],"together":[108],"low":[111],"can":[114],"be":[115],"considered":[116],"benchmark":[118],"full-rate":[120],"ICs.":[125]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}